aboutsummaryrefslogtreecommitdiffstats
path: root/lib
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2006-08-14 19:01:24 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2006-08-14 19:01:24 +0000
commit61369da0e5461047adce93f3c3f5ca1ff49707fc (patch)
tree8cbc50225507fb5742cf6bf6bdc8e31ec876d347 /lib
parentca7592a1ba86854a1f9ba2b3e442427bed20d5bc (diff)
downloadexternal_llvm-61369da0e5461047adce93f3c3f5ca1ff49707fc.zip
external_llvm-61369da0e5461047adce93f3c3f5ca1ff49707fc.tar.gz
external_llvm-61369da0e5461047adce93f3c3f5ca1ff49707fc.tar.bz2
select code like
ldr rx, [ry, #offset] git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@29664 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r--lib/Target/ARM/ARMISelDAGToDAG.cpp35
1 files changed, 34 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMISelDAGToDAG.cpp b/lib/Target/ARM/ARMISelDAGToDAG.cpp
index 06af4b3..dd6800a 100644
--- a/lib/Target/ARM/ARMISelDAGToDAG.cpp
+++ b/lib/Target/ARM/ARMISelDAGToDAG.cpp
@@ -258,7 +258,8 @@ static SDOperand LowerConstantPool(SDOperand Op, SelectionDAG &DAG) {
static SDOperand LowerGlobalAddress(SDOperand Op,
SelectionDAG &DAG) {
GlobalValue *GV = cast<GlobalAddressSDNode>(Op)->getGlobal();
- SDOperand CPAddr = DAG.getConstantPool(GV, MVT::i32, 2);
+ int alignment = 2;
+ SDOperand CPAddr = DAG.getConstantPool(GV, MVT::i32, alignment);
return DAG.getLoad(MVT::i32, DAG.getEntryNode(), CPAddr,
DAG.getSrcValue(NULL));
}
@@ -336,9 +337,41 @@ void ARMDAGToDAGISel::InstructionSelectBasicBlock(SelectionDAG &DAG) {
ScheduleAndEmitDAG(DAG);
}
+static bool isInt12Immediate(SDNode *N, short &Imm) {
+ if (N->getOpcode() != ISD::Constant)
+ return false;
+
+ int32_t t = cast<ConstantSDNode>(N)->getValue();
+ int max = 2<<12 - 1;
+ int min = -max;
+ if (t > min && t < max) {
+ Imm = t;
+ return true;
+ }
+ else
+ return false;
+}
+
+static bool isInt12Immediate(SDOperand Op, short &Imm) {
+ return isInt12Immediate(Op.Val, Imm);
+}
+
//register plus/minus 12 bit offset
bool ARMDAGToDAGISel::SelectAddrRegImm(SDOperand N, SDOperand &Offset,
SDOperand &Base) {
+ if (N.getOpcode() == ISD::ADD) {
+ short imm = 0;
+ if (isInt12Immediate(N.getOperand(1), imm)) {
+ Offset = CurDAG->getTargetConstant(imm, MVT::i32);
+ if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(N.getOperand(0))) {
+ Base = CurDAG->getTargetFrameIndex(FI->getIndex(), N.getValueType());
+ } else {
+ Base = N.getOperand(0);
+ }
+ return true; // [r+i]
+ }
+ }
+
Offset = CurDAG->getTargetConstant(0, MVT::i32);
if (FrameIndexSDNode *FI = dyn_cast<FrameIndexSDNode>(N)) {
Base = CurDAG->getTargetFrameIndex(FI->getIndex(), N.getValueType());