diff options
| author | Chris Lattner <sabre@nondot.org> | 2004-02-28 19:45:39 +0000 |
|---|---|---|
| committer | Chris Lattner <sabre@nondot.org> | 2004-02-28 19:45:39 +0000 |
| commit | a85d46eea8f7eba8be2e9724c099abda68dbb20a (patch) | |
| tree | d2315ebda75d0d01ea0a9251990f7798c7742a9c /lib | |
| parent | 83ba99ac46a2e4189d71146246abca8c845ffd68 (diff) | |
| download | external_llvm-a85d46eea8f7eba8be2e9724c099abda68dbb20a.zip external_llvm-a85d46eea8f7eba8be2e9724c099abda68dbb20a.tar.gz external_llvm-a85d46eea8f7eba8be2e9724c099abda68dbb20a.tar.bz2 | |
Tab completion is our friend.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11957 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
| -rw-r--r-- | lib/Target/Sparc/Sparc.td | 4 | ||||
| -rw-r--r-- | lib/Target/Sparc/SparcInstrInfo.td (renamed from lib/Target/Sparc/SparcV8Instrs.td) | 4 | ||||
| -rw-r--r-- | lib/Target/Sparc/SparcRegisterInfo.td (renamed from lib/Target/Sparc/SparcV8Reg.td) | 0 | ||||
| -rw-r--r-- | lib/Target/Sparc/SparcV8InstrInfo_F2.td (renamed from lib/Target/Sparc/SparcV8Instrs_F2.td) | 0 | ||||
| -rw-r--r-- | lib/Target/Sparc/SparcV8InstrInfo_F3.td (renamed from lib/Target/Sparc/SparcV8Instrs_F3.td) | 0 | ||||
| -rw-r--r-- | lib/Target/SparcV8/SparcV8.td | 4 | ||||
| -rw-r--r-- | lib/Target/SparcV8/SparcV8InstrInfo.td (renamed from lib/Target/SparcV8/SparcV8Instrs.td) | 4 | ||||
| -rw-r--r-- | lib/Target/SparcV8/SparcV8InstrInfo_F2.td (renamed from lib/Target/SparcV8/SparcV8Instrs_F2.td) | 0 | ||||
| -rw-r--r-- | lib/Target/SparcV8/SparcV8InstrInfo_F3.td (renamed from lib/Target/SparcV8/SparcV8Instrs_F3.td) | 0 | ||||
| -rw-r--r-- | lib/Target/SparcV8/SparcV8RegisterInfo.td (renamed from lib/Target/SparcV8/SparcV8Reg.td) | 0 |
10 files changed, 8 insertions, 8 deletions
diff --git a/lib/Target/Sparc/Sparc.td b/lib/Target/Sparc/Sparc.td index 345ea4d..7607dca 100644 --- a/lib/Target/Sparc/Sparc.td +++ b/lib/Target/Sparc/Sparc.td @@ -18,8 +18,8 @@ include "../Target.td" // Register File Description //===----------------------------------------------------------------------===// -include "SparcV8Reg.td" -include "SparcV8Instrs.td" +include "SparcV8RegisterInfo.td" +include "SparcV8InstrInfo.td" def SparcV8InstrInfo : InstrInfo { let PHIInst = PHI; diff --git a/lib/Target/Sparc/SparcV8Instrs.td b/lib/Target/Sparc/SparcInstrInfo.td index 37b4d74..1d7d973 100644 --- a/lib/Target/Sparc/SparcV8Instrs.td +++ b/lib/Target/Sparc/SparcInstrInfo.td @@ -28,8 +28,8 @@ class InstV8 : Instruction { // SparcV8 instruction baseline bit isPrivileged = 0; // Is this a privileged instruction? } -include "SparcV8Instrs_F2.td" -include "SparcV8Instrs_F3.td" +include "SparcV8InstrInfo_F2.td" +include "SparcV8InstrInfo_F3.td" //===----------------------------------------------------------------------===// // Instructions diff --git a/lib/Target/Sparc/SparcV8Reg.td b/lib/Target/Sparc/SparcRegisterInfo.td index f58d06a..f58d06a 100644 --- a/lib/Target/Sparc/SparcV8Reg.td +++ b/lib/Target/Sparc/SparcRegisterInfo.td diff --git a/lib/Target/Sparc/SparcV8Instrs_F2.td b/lib/Target/Sparc/SparcV8InstrInfo_F2.td index 7b550bd..7b550bd 100644 --- a/lib/Target/Sparc/SparcV8Instrs_F2.td +++ b/lib/Target/Sparc/SparcV8InstrInfo_F2.td diff --git a/lib/Target/Sparc/SparcV8Instrs_F3.td b/lib/Target/Sparc/SparcV8InstrInfo_F3.td index f1bf6a0..f1bf6a0 100644 --- a/lib/Target/Sparc/SparcV8Instrs_F3.td +++ b/lib/Target/Sparc/SparcV8InstrInfo_F3.td diff --git a/lib/Target/SparcV8/SparcV8.td b/lib/Target/SparcV8/SparcV8.td index 345ea4d..7607dca 100644 --- a/lib/Target/SparcV8/SparcV8.td +++ b/lib/Target/SparcV8/SparcV8.td @@ -18,8 +18,8 @@ include "../Target.td" // Register File Description //===----------------------------------------------------------------------===// -include "SparcV8Reg.td" -include "SparcV8Instrs.td" +include "SparcV8RegisterInfo.td" +include "SparcV8InstrInfo.td" def SparcV8InstrInfo : InstrInfo { let PHIInst = PHI; diff --git a/lib/Target/SparcV8/SparcV8Instrs.td b/lib/Target/SparcV8/SparcV8InstrInfo.td index 37b4d74..1d7d973 100644 --- a/lib/Target/SparcV8/SparcV8Instrs.td +++ b/lib/Target/SparcV8/SparcV8InstrInfo.td @@ -28,8 +28,8 @@ class InstV8 : Instruction { // SparcV8 instruction baseline bit isPrivileged = 0; // Is this a privileged instruction? } -include "SparcV8Instrs_F2.td" -include "SparcV8Instrs_F3.td" +include "SparcV8InstrInfo_F2.td" +include "SparcV8InstrInfo_F3.td" //===----------------------------------------------------------------------===// // Instructions diff --git a/lib/Target/SparcV8/SparcV8Instrs_F2.td b/lib/Target/SparcV8/SparcV8InstrInfo_F2.td index 7b550bd..7b550bd 100644 --- a/lib/Target/SparcV8/SparcV8Instrs_F2.td +++ b/lib/Target/SparcV8/SparcV8InstrInfo_F2.td diff --git a/lib/Target/SparcV8/SparcV8Instrs_F3.td b/lib/Target/SparcV8/SparcV8InstrInfo_F3.td index f1bf6a0..f1bf6a0 100644 --- a/lib/Target/SparcV8/SparcV8Instrs_F3.td +++ b/lib/Target/SparcV8/SparcV8InstrInfo_F3.td diff --git a/lib/Target/SparcV8/SparcV8Reg.td b/lib/Target/SparcV8/SparcV8RegisterInfo.td index f58d06a..f58d06a 100644 --- a/lib/Target/SparcV8/SparcV8Reg.td +++ b/lib/Target/SparcV8/SparcV8RegisterInfo.td |