diff options
| author | Jim Grosbach <grosbach@apple.com> | 2012-03-05 21:09:58 +0000 |
|---|---|---|
| committer | Jim Grosbach <grosbach@apple.com> | 2012-03-05 21:09:58 +0000 |
| commit | af9f4bc752292b3282f110c11aeb2a1ffb710bbf (patch) | |
| tree | 3d9eb2053379a463e5a70aa7c60bebd75891a910 /lib | |
| parent | 28f08c93e75d291695ea89b9004145103292e85b (diff) | |
| download | external_llvm-af9f4bc752292b3282f110c11aeb2a1ffb710bbf.zip external_llvm-af9f4bc752292b3282f110c11aeb2a1ffb710bbf.tar.gz external_llvm-af9f4bc752292b3282f110c11aeb2a1ffb710bbf.tar.bz2 | |
ARM Remove a bit of dead code.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@152061 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
| -rw-r--r-- | lib/Target/ARM/ARMInstrNEON.td | 9 | ||||
| -rw-r--r-- | lib/Target/ARM/AsmParser/ARMAsmParser.cpp | 5 |
2 files changed, 0 insertions, 14 deletions
diff --git a/lib/Target/ARM/ARMInstrNEON.td b/lib/Target/ARM/ARMInstrNEON.td index b0ab994..1fa3979 100644 --- a/lib/Target/ARM/ARMInstrNEON.td +++ b/lib/Target/ARM/ARMInstrNEON.td @@ -89,15 +89,6 @@ def VecListOneD : RegisterOperand<DPR, "printVectorListOne"> { let ParserMatchClass = VecListOneDAsmOperand; } // Register list of two sequential D registers. -def VecListTwoDAsmOperand : AsmOperandClass { - let Name = "VecListTwoD"; - let ParserMethod = "parseVectorList"; - let RenderMethod = "addVecListOperands"; -} -def VecListTwoD : RegisterOperand<DPR, "printVectorListTwo"> { - let ParserMatchClass = VecListTwoDAsmOperand; -} -// FIXME: Replace all VecListTwoD with VecListDPair def VecListDPairAsmOperand : AsmOperandClass { let Name = "VecListDPair"; let ParserMethod = "parseVectorList"; diff --git a/lib/Target/ARM/AsmParser/ARMAsmParser.cpp b/lib/Target/ARM/AsmParser/ARMAsmParser.cpp index 845f0a3..b3e7e45 100644 --- a/lib/Target/ARM/AsmParser/ARMAsmParser.cpp +++ b/lib/Target/ARM/AsmParser/ARMAsmParser.cpp @@ -1085,11 +1085,6 @@ public: return VectorList.Count == 1; } - bool isVecListTwoD() const { - if (!isSingleSpacedVectorList()) return false; - return VectorList.Count == 2; - } - bool isVecListDPair() const { if (!isSingleSpacedVectorList()) return false; return (ARMMCRegisterClasses[ARM::DPairRegClassID] |