aboutsummaryrefslogtreecommitdiffstats
path: root/lib
diff options
context:
space:
mode:
authorMisha Brukman <brukman+llvm@gmail.com>2003-07-07 16:52:39 +0000
committerMisha Brukman <brukman+llvm@gmail.com>2003-07-07 16:52:39 +0000
commitde11f2d03819d9f6fa5a61e61967661583aaa059 (patch)
tree10108b1a152cb46468e14fce6beb9d65b5f9699b /lib
parent9c570ee12904cfca974372dfda5fe9c75cee83b4 (diff)
downloadexternal_llvm-de11f2d03819d9f6fa5a61e61967661583aaa059.zip
external_llvm-de11f2d03819d9f6fa5a61e61967661583aaa059.tar.gz
external_llvm-de11f2d03819d9f6fa5a61e61967661583aaa059.tar.bz2
Moved RegClassIDs enum to be next to the RegTypes enum.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7114 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r--lib/Target/SparcV9/SparcV9Internals.h28
1 files changed, 14 insertions, 14 deletions
diff --git a/lib/Target/SparcV9/SparcV9Internals.h b/lib/Target/SparcV9/SparcV9Internals.h
index 8fcf7db..47885a4 100644
--- a/lib/Target/SparcV9/SparcV9Internals.h
+++ b/lib/Target/SparcV9/SparcV9Internals.h
@@ -249,20 +249,6 @@ struct UltraSparcInstrInfo : public TargetInstrInfo {
//----------------------------------------------------------------------------
class UltraSparcRegInfo : public TargetRegInfo {
-public:
- // The actual register classes in the Sparc
- //
- // **** WARNING: If this enum order is changed, also modify
- // getRegisterClassOfValue method below since it assumes this particular
- // order for efficiency.
- //
- enum RegClassIDs {
- IntRegClassID, // Integer
- FloatRegClassID, // Float (both single/double)
- IntCCRegClassID, // Int Condition Code
- FloatCCRegClassID, // Float Condition code
- SpecialRegClassID // Special (unallocated) registers
- };
private:
@@ -328,6 +314,20 @@ public:
SpecialRegType
};
+ // The actual register classes in the Sparc
+ //
+ // **** WARNING: If this enum order is changed, also modify
+ // getRegisterClassOfValue method below since it assumes this particular
+ // order for efficiency.
+ //
+ enum RegClassIDs {
+ IntRegClassID, // Integer
+ FloatRegClassID, // Float (both single/double)
+ IntCCRegClassID, // Int Condition Code
+ FloatCCRegClassID, // Float Condition code
+ SpecialRegClassID // Special (unallocated) registers
+ };
+
UltraSparcRegInfo(const UltraSparc &tgt);
// To find the register class used for a specified Type