diff options
| author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 21:22:52 +0000 |
|---|---|---|
| committer | Gerrit Code Review <noreply-gerritcodereview@google.com> | 2015-04-10 21:23:04 +0000 |
| commit | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (patch) | |
| tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/Analysis/CostModel/X86/testshiftlshr.ll | |
| parent | c75239e6119d0f9a74c57099d91cbc9bde56bf33 (diff) | |
| parent | 4c5e43da7792f75567b693105cc53e3f1992ad98 (diff) | |
| download | external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.zip external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.tar.gz external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.tar.bz2 | |
Merge "Update aosp/master llvm for rebase to r233350"
Diffstat (limited to 'test/Analysis/CostModel/X86/testshiftlshr.ll')
| -rw-r--r-- | test/Analysis/CostModel/X86/testshiftlshr.ll | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/test/Analysis/CostModel/X86/testshiftlshr.ll b/test/Analysis/CostModel/X86/testshiftlshr.ll index 7bc8d89..78bf0a6 100644 --- a/test/Analysis/CostModel/X86/testshiftlshr.ll +++ b/test/Analysis/CostModel/X86/testshiftlshr.ll @@ -7,7 +7,7 @@ entry: ; SSE2: shift2i16 ; SSE2: cost of 20 {{.*}} lshr ; SSE2-CODEGEN: shift2i16 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype %a , %b ret %shifttype %0 @@ -67,7 +67,7 @@ entry: ; SSE2: shift2i32 ; SSE2: cost of 20 {{.*}} lshr ; SSE2-CODEGEN: shift2i32 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype2i32 %a , %b ret %shifttype2i32 %0 @@ -127,7 +127,7 @@ entry: ; SSE2: shift2i64 ; SSE2: cost of 20 {{.*}} lshr ; SSE2-CODEGEN: shift2i64 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype2i64 %a , %b ret %shifttype2i64 %0 @@ -139,7 +139,7 @@ entry: ; SSE2: shift4i64 ; SSE2: cost of 40 {{.*}} lshr ; SSE2-CODEGEN: shift4i64 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype4i64 %a , %b ret %shifttype4i64 %0 @@ -151,7 +151,7 @@ entry: ; SSE2: shift8i64 ; SSE2: cost of 80 {{.*}} lshr ; SSE2-CODEGEN: shift8i64 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype8i64 %a , %b ret %shifttype8i64 %0 @@ -163,7 +163,7 @@ entry: ; SSE2: shift16i64 ; SSE2: cost of 160 {{.*}} lshr ; SSE2-CODEGEN: shift16i64 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype16i64 %a , %b ret %shifttype16i64 %0 @@ -175,7 +175,7 @@ entry: ; SSE2: shift32i64 ; SSE2: cost of 320 {{.*}} lshr ; SSE2-CODEGEN: shift32i64 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype32i64 %a , %b ret %shifttype32i64 %0 @@ -187,7 +187,7 @@ entry: ; SSE2: shift2i8 ; SSE2: cost of 20 {{.*}} lshr ; SSE2-CODEGEN: shift2i8 - ; SSE2-CODEGEN: shrq %cl + ; SSE2-CODEGEN: psrlq %0 = lshr %shifttype2i8 %a , %b ret %shifttype2i8 %0 |