diff options
author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 22:08:18 +0000 |
---|---|---|
committer | Android Git Automerger <android-git-automerger@android.com> | 2015-04-10 22:08:18 +0000 |
commit | 13a7db5b9c4f5e543d037be68ec3428216bfd550 (patch) | |
tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/CodeGen/AArch64/arm64-ldur.ll | |
parent | 0eb46f5d1e06a4284663d636a74b06adc3a161d7 (diff) | |
parent | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (diff) | |
download | external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.zip external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.gz external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.bz2 |
am 31195f0b: Merge "Update aosp/master llvm for rebase to r233350"
* commit '31195f0bdca6ee2a5e72d07edf13e1d81206d949':
Update aosp/master llvm for rebase to r233350
Diffstat (limited to 'test/CodeGen/AArch64/arm64-ldur.ll')
-rw-r--r-- | test/CodeGen/AArch64/arm64-ldur.ll | 28 |
1 files changed, 14 insertions, 14 deletions
diff --git a/test/CodeGen/AArch64/arm64-ldur.ll b/test/CodeGen/AArch64/arm64-ldur.ll index 2848c06..c4bf397 100644 --- a/test/CodeGen/AArch64/arm64-ldur.ll +++ b/test/CodeGen/AArch64/arm64-ldur.ll @@ -4,32 +4,32 @@ define i64 @_f0(i64* %p) { ; CHECK: f0: ; CHECK: ldur x0, [x0, #-8] ; CHECK-NEXT: ret - %tmp = getelementptr inbounds i64* %p, i64 -1 - %ret = load i64* %tmp, align 2 + %tmp = getelementptr inbounds i64, i64* %p, i64 -1 + %ret = load i64, i64* %tmp, align 2 ret i64 %ret } define i32 @_f1(i32* %p) { ; CHECK: f1: ; CHECK: ldur w0, [x0, #-4] ; CHECK-NEXT: ret - %tmp = getelementptr inbounds i32* %p, i64 -1 - %ret = load i32* %tmp, align 2 + %tmp = getelementptr inbounds i32, i32* %p, i64 -1 + %ret = load i32, i32* %tmp, align 2 ret i32 %ret } define i16 @_f2(i16* %p) { ; CHECK: f2: ; CHECK: ldurh w0, [x0, #-2] ; CHECK-NEXT: ret - %tmp = getelementptr inbounds i16* %p, i64 -1 - %ret = load i16* %tmp, align 2 + %tmp = getelementptr inbounds i16, i16* %p, i64 -1 + %ret = load i16, i16* %tmp, align 2 ret i16 %ret } define i8 @_f3(i8* %p) { ; CHECK: f3: ; CHECK: ldurb w0, [x0, #-1] ; CHECK-NEXT: ret - %tmp = getelementptr inbounds i8* %p, i64 -1 - %ret = load i8* %tmp, align 2 + %tmp = getelementptr inbounds i8, i8* %p, i64 -1 + %ret = load i8, i8* %tmp, align 2 ret i8 %ret } @@ -37,9 +37,9 @@ define i64 @zext32(i8* %a) nounwind ssp { ; CHECK-LABEL: zext32: ; CHECK: ldur w0, [x0, #-12] ; CHECK-NEXT: ret - %p = getelementptr inbounds i8* %a, i64 -12 + %p = getelementptr inbounds i8, i8* %a, i64 -12 %tmp1 = bitcast i8* %p to i32* - %tmp2 = load i32* %tmp1, align 4 + %tmp2 = load i32, i32* %tmp1, align 4 %ret = zext i32 %tmp2 to i64 ret i64 %ret @@ -48,9 +48,9 @@ define i64 @zext16(i8* %a) nounwind ssp { ; CHECK-LABEL: zext16: ; CHECK: ldurh w0, [x0, #-12] ; CHECK-NEXT: ret - %p = getelementptr inbounds i8* %a, i64 -12 + %p = getelementptr inbounds i8, i8* %a, i64 -12 %tmp1 = bitcast i8* %p to i16* - %tmp2 = load i16* %tmp1, align 2 + %tmp2 = load i16, i16* %tmp1, align 2 %ret = zext i16 %tmp2 to i64 ret i64 %ret @@ -59,8 +59,8 @@ define i64 @zext8(i8* %a) nounwind ssp { ; CHECK-LABEL: zext8: ; CHECK: ldurb w0, [x0, #-12] ; CHECK-NEXT: ret - %p = getelementptr inbounds i8* %a, i64 -12 - %tmp2 = load i8* %p, align 1 + %p = getelementptr inbounds i8, i8* %a, i64 -12 + %tmp2 = load i8, i8* %p, align 1 %ret = zext i8 %tmp2 to i64 ret i64 %ret |