aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/AArch64/fp-cond-sel.ll
diff options
context:
space:
mode:
authorTim Northover <Tim.Northover@arm.com>2013-02-15 09:33:43 +0000
committerTim Northover <Tim.Northover@arm.com>2013-02-15 09:33:43 +0000
commit1e8839302b70d77de63844332bdee9ce7d06f2c9 (patch)
tree13c018c5dfc7095a77e603f5a5de9db46e28204a /test/CodeGen/AArch64/fp-cond-sel.ll
parent148ac534fc5592ed7031efde9a577890f078068b (diff)
downloadexternal_llvm-1e8839302b70d77de63844332bdee9ce7d06f2c9.zip
external_llvm-1e8839302b70d77de63844332bdee9ce7d06f2c9.tar.gz
external_llvm-1e8839302b70d77de63844332bdee9ce7d06f2c9.tar.bz2
AArch64: remove ConstantIsland pass & put literals in separate section.
This implements the review suggestion to simplify the AArch64 backend. If we later discover that we *really* need the extra complexity of the ConstantIslands pass for performance reasons it can be resurrected. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@175258 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/AArch64/fp-cond-sel.ll')
-rw-r--r--test/CodeGen/AArch64/fp-cond-sel.ll4
1 files changed, 2 insertions, 2 deletions
diff --git a/test/CodeGen/AArch64/fp-cond-sel.ll b/test/CodeGen/AArch64/fp-cond-sel.ll
index 0d5882b..56e8f16 100644
--- a/test/CodeGen/AArch64/fp-cond-sel.ll
+++ b/test/CodeGen/AArch64/fp-cond-sel.ll
@@ -9,15 +9,15 @@ define void @test_csel(i32 %lhs32, i32 %rhs32, i64 %lhs64) {
%tst1 = icmp ugt i32 %lhs32, %rhs32
%val1 = select i1 %tst1, float 0.0, float 1.0
store float %val1, float* @varfloat
+; CHECK: ldr [[FLT0:s[0-9]+]], [{{x[0-9]+}}, #:lo12:.LCPI
; CHECK: fmov [[FLT1:s[0-9]+]], #1.0
-; CHECK: ldr [[FLT0:s[0-9]+]], .LCPI
; CHECK: fcsel {{s[0-9]+}}, [[FLT0]], [[FLT1]], hi
%rhs64 = sext i32 %rhs32 to i64
%tst2 = icmp sle i64 %lhs64, %rhs64
%val2 = select i1 %tst2, double 1.0, double 0.0
store double %val2, double* @vardouble
-; CHECK: ldr [[FLT0:d[0-9]+]], .LCPI
+; CHECK: ldr [[FLT0:d[0-9]+]], [{{x[0-9]+}}, #:lo12:.LCPI
; CHECK: fmov [[FLT1:d[0-9]+]], #1.0
; CHECK: fcsel {{d[0-9]+}}, [[FLT1]], [[FLT0]], le