diff options
| author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 21:22:52 +0000 |
|---|---|---|
| committer | Gerrit Code Review <noreply-gerritcodereview@google.com> | 2015-04-10 21:23:04 +0000 |
| commit | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (patch) | |
| tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/CodeGen/AArch64/neon-truncStore-extLoad.ll | |
| parent | c75239e6119d0f9a74c57099d91cbc9bde56bf33 (diff) | |
| parent | 4c5e43da7792f75567b693105cc53e3f1992ad98 (diff) | |
| download | external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.zip external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.tar.gz external_llvm-31195f0bdca6ee2a5e72d07edf13e1d81206d949.tar.bz2 | |
Merge "Update aosp/master llvm for rebase to r233350"
Diffstat (limited to 'test/CodeGen/AArch64/neon-truncStore-extLoad.ll')
| -rw-r--r-- | test/CodeGen/AArch64/neon-truncStore-extLoad.ll | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/test/CodeGen/AArch64/neon-truncStore-extLoad.ll b/test/CodeGen/AArch64/neon-truncStore-extLoad.ll index 1df3719..0d5ebb3 100644 --- a/test/CodeGen/AArch64/neon-truncStore-extLoad.ll +++ b/test/CodeGen/AArch64/neon-truncStore-extLoad.ll @@ -34,7 +34,7 @@ define void @truncStore.v8i16(<8 x i16> %a, <8 x i8>* %result) { define <4 x i32> @loadSExt.v4i8(<4 x i8>* %ref) { ; CHECK-LABEL: loadSExt.v4i8: ; CHECK: ldrsb - %a = load <4 x i8>* %ref + %a = load <4 x i8>, <4 x i8>* %ref %conv = sext <4 x i8> %a to <4 x i32> ret <4 x i32> %conv } @@ -42,7 +42,7 @@ define <4 x i32> @loadSExt.v4i8(<4 x i8>* %ref) { define <4 x i32> @loadZExt.v4i8(<4 x i8>* %ref) { ; CHECK-LABEL: loadZExt.v4i8: ; CHECK: ldrb - %a = load <4 x i8>* %ref + %a = load <4 x i8>, <4 x i8>* %ref %conv = zext <4 x i8> %a to <4 x i32> ret <4 x i32> %conv } @@ -50,7 +50,7 @@ define <4 x i32> @loadZExt.v4i8(<4 x i8>* %ref) { define i32 @loadExt.i32(<4 x i8>* %ref) { ; CHECK-LABEL: loadExt.i32: ; CHECK: ldrb - %a = load <4 x i8>* %ref + %a = load <4 x i8>, <4 x i8>* %ref %vecext = extractelement <4 x i8> %a, i32 0 %conv = zext i8 %vecext to i32 ret i32 %conv |