aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/ARM/reg_sequence.ll
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2010-06-17 15:18:27 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2010-06-17 15:18:27 +0000
commit1e81966626635c99bcb77d9291b7f185f2159e2b (patch)
tree364e927a8a42392926033780cbef2d996489e99d /test/CodeGen/ARM/reg_sequence.ll
parentba6fc63eb291abb40ddf05ef91642a9cac9a90d1 (diff)
downloadexternal_llvm-1e81966626635c99bcb77d9291b7f185f2159e2b.zip
external_llvm-1e81966626635c99bcb77d9291b7f185f2159e2b.tar.gz
external_llvm-1e81966626635c99bcb77d9291b7f185f2159e2b.tar.bz2
Remove arm_apcscc from the test files. It is the default and doing this
matches what llvm-gcc and clang now produce. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106221 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM/reg_sequence.ll')
-rw-r--r--test/CodeGen/ARM/reg_sequence.ll8
1 files changed, 4 insertions, 4 deletions
diff --git a/test/CodeGen/ARM/reg_sequence.ll b/test/CodeGen/ARM/reg_sequence.ll
index 8199d46..79ed84f 100644
--- a/test/CodeGen/ARM/reg_sequence.ll
+++ b/test/CodeGen/ARM/reg_sequence.ll
@@ -8,7 +8,7 @@
%struct.__neon_int16x8x2_t = type { <8 x i16>, <8 x i16> }
%struct.__neon_int32x4x2_t = type { <4 x i32>, <4 x i32> }
-define arm_apcscc void @t1(i16* %i_ptr, i16* %o_ptr, %struct.int32x4_t* nocapture %vT0ptr, %struct.int32x4_t* nocapture %vT1ptr) nounwind {
+define void @t1(i16* %i_ptr, i16* %o_ptr, %struct.int32x4_t* nocapture %vT0ptr, %struct.int32x4_t* nocapture %vT1ptr) nounwind {
entry:
; CHECK: t1:
; CHECK: vld1.16
@@ -41,7 +41,7 @@ entry:
ret void
}
-define arm_apcscc void @t2(i16* %i_ptr, i16* %o_ptr, %struct.int16x8_t* nocapture %vT0ptr, %struct.int16x8_t* nocapture %vT1ptr) nounwind {
+define void @t2(i16* %i_ptr, i16* %o_ptr, %struct.int16x8_t* nocapture %vT0ptr, %struct.int16x8_t* nocapture %vT1ptr) nounwind {
entry:
; CHECK: t2:
; CHECK: vld1.16
@@ -88,7 +88,7 @@ define <8 x i8> @t3(i8* %A, i8* %B) nounwind {
ret <8 x i8> %tmp4
}
-define arm_apcscc void @t4(i32* %in, i32* %out) nounwind {
+define void @t4(i32* %in, i32* %out) nounwind {
entry:
; CHECK: t4:
; CHECK: vld2.32
@@ -163,7 +163,7 @@ define <8 x i8> @t6(i8* %A, <8 x i8>* %B) nounwind {
ret <8 x i8> %tmp5
}
-define arm_apcscc void @t7(i32* %iptr, i32* %optr) nounwind {
+define void @t7(i32* %iptr, i32* %optr) nounwind {
entry:
; CHECK: t7:
; CHECK: vld2.32