aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/ARM
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2010-06-02 01:08:27 +0000
committerEvan Cheng <evan.cheng@apple.com>2010-06-02 01:08:27 +0000
commit9d709a8edb696e89b33cd3c2886c8db735b02318 (patch)
treee3ca2e1172abd7fb5437256268bc7a7573df2439 /test/CodeGen/ARM
parent22237771d813a2d7282fa1cdc411c2a09a71a81c (diff)
downloadexternal_llvm-9d709a8edb696e89b33cd3c2886c8db735b02318.zip
external_llvm-9d709a8edb696e89b33cd3c2886c8db735b02318.tar.gz
external_llvm-9d709a8edb696e89b33cd3c2886c8db735b02318.tar.bz2
Enable machine cse of instructions which define physical registers.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105308 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/ARM')
-rw-r--r--test/CodeGen/ARM/machine-cse-cmp.ll18
1 files changed, 18 insertions, 0 deletions
diff --git a/test/CodeGen/ARM/machine-cse-cmp.ll b/test/CodeGen/ARM/machine-cse-cmp.ll
new file mode 100644
index 0000000..c77402f
--- /dev/null
+++ b/test/CodeGen/ARM/machine-cse-cmp.ll
@@ -0,0 +1,18 @@
+; RUN: llc < %s -march=arm | FileCheck %s
+;rdar://8003725
+
+@G1 = external global i32
+@G2 = external global i32
+
+define i32 @f1(i32 %cond1, i32 %x1, i32 %x2, i32 %x3) {
+entry:
+; CHECK: cmp
+; CHECK: moveq
+; CHECK-NOT: cmp
+; CHECK: moveq
+ %tmp1 = icmp eq i32 %cond1, 0
+ %tmp2 = select i1 %tmp1, i32 %x1, i32 %x2
+ %tmp3 = select i1 %tmp1, i32 %x2, i32 %x3
+ %tmp4 = add i32 %tmp2, %tmp3
+ ret i32 %tmp4
+}