aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Mips/not1.ll
diff options
context:
space:
mode:
authorAkira Hatanaka <ahatanaka@mips.com>2012-08-03 22:57:02 +0000
committerAkira Hatanaka <ahatanaka@mips.com>2012-08-03 22:57:02 +0000
commit24e79e55daa5d2812d2a5ea0a282ebe48ef465e6 (patch)
treebe3518122bdf9eb86282e31e2e212da07cc2754b /test/CodeGen/Mips/not1.ll
parentdcc4436cddc9b5d155040ed3ed38e9070ec4e3b8 (diff)
downloadexternal_llvm-24e79e55daa5d2812d2a5ea0a282ebe48ef465e6.zip
external_llvm-24e79e55daa5d2812d2a5ea0a282ebe48ef465e6.tar.gz
external_llvm-24e79e55daa5d2812d2a5ea0a282ebe48ef465e6.tar.bz2
1. Redo mips16 instructions to avoid multiple opcodes for same instruction.
Change these to patterns. 2. Add another 16 instructions. Patch by Reed Kotler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@161272 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/Mips/not1.ll')
-rw-r--r--test/CodeGen/Mips/not1.ll16
1 files changed, 16 insertions, 0 deletions
diff --git a/test/CodeGen/Mips/not1.ll b/test/CodeGen/Mips/not1.ll
new file mode 100644
index 0000000..2163b23
--- /dev/null
+++ b/test/CodeGen/Mips/not1.ll
@@ -0,0 +1,16 @@
+; RUN: llc -march=mipsel -mcpu=mips16 -relocation-model=pic -O3 < %s | FileCheck %s -check-prefix=16
+
+@x = global i32 65504, align 4
+@y = global i32 60929, align 4
+@.str = private unnamed_addr constant [7 x i8] c"%08x \0A\00", align 1
+
+define i32 @main() nounwind {
+entry:
+ %0 = load i32* @x, align 4
+ %neg = xor i32 %0, -1
+; 16: not ${{[0-9]+}}, ${{[0-9]+}}
+ %call = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([7 x i8]* @.str, i32 0, i32 0), i32 %neg)
+ ret i32 0
+}
+
+declare i32 @printf(i8*, ...)