diff options
| author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 22:08:18 +0000 |
|---|---|---|
| committer | Android Git Automerger <android-git-automerger@android.com> | 2015-04-10 22:08:18 +0000 |
| commit | 13a7db5b9c4f5e543d037be68ec3428216bfd550 (patch) | |
| tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll | |
| parent | 0eb46f5d1e06a4284663d636a74b06adc3a161d7 (diff) | |
| parent | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (diff) | |
| download | external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.zip external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.gz external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.bz2 | |
am 31195f0b: Merge "Update aosp/master llvm for rebase to r233350"
* commit '31195f0bdca6ee2a5e72d07edf13e1d81206d949':
Update aosp/master llvm for rebase to r233350
Diffstat (limited to 'test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll')
| -rw-r--r-- | test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll | 24 |
1 files changed, 12 insertions, 12 deletions
diff --git a/test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll b/test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll index 132d9ac..e768417 100644 --- a/test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll +++ b/test/CodeGen/Thumb/2009-12-17-pre-regalloc-taildup.ll @@ -12,17 +12,17 @@ target triple = "thumbv7-apple-darwin10" define i32 @interpret_threaded(i8* nocapture %opcodes) nounwind readonly optsize { entry: - %0 = load i8* %opcodes, align 1 ; <i8> [#uses=1] + %0 = load i8, i8* %opcodes, align 1 ; <i8> [#uses=1] %1 = zext i8 %0 to i32 ; <i32> [#uses=1] - %2 = getelementptr inbounds [5 x i8*]* @codetable.2928, i32 0, i32 %1 ; <i8**> [#uses=1] + %2 = getelementptr inbounds [5 x i8*], [5 x i8*]* @codetable.2928, i32 0, i32 %1 ; <i8**> [#uses=1] br label %bb bb: ; preds = %bb.backedge, %entry %indvar = phi i32 [ %phitmp, %bb.backedge ], [ 1, %entry ] ; <i32> [#uses=2] %gotovar.22.0.in = phi i8** [ %gotovar.22.0.in.be, %bb.backedge ], [ %2, %entry ] ; <i8**> [#uses=1] %result.0 = phi i32 [ %result.0.be, %bb.backedge ], [ 0, %entry ] ; <i32> [#uses=6] - %opcodes_addr.0 = getelementptr i8* %opcodes, i32 %indvar ; <i8*> [#uses=4] - %gotovar.22.0 = load i8** %gotovar.22.0.in, align 4 ; <i8*> [#uses=1] + %opcodes_addr.0 = getelementptr i8, i8* %opcodes, i32 %indvar ; <i8*> [#uses=4] + %gotovar.22.0 = load i8*, i8** %gotovar.22.0.in, align 4 ; <i8*> [#uses=1] indirectbr i8* %gotovar.22.0, [label %RETURN, label %INCREMENT, label %DECREMENT, label %DOUBLE, label %SWAPWORD] RETURN: ; preds = %bb @@ -30,9 +30,9 @@ RETURN: ; preds = %bb INCREMENT: ; preds = %bb %3 = add nsw i32 %result.0, 1 ; <i32> [#uses=1] - %4 = load i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] + %4 = load i8, i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] %5 = zext i8 %4 to i32 ; <i32> [#uses=1] - %6 = getelementptr inbounds [5 x i8*]* @codetable.2928, i32 0, i32 %5 ; <i8**> [#uses=1] + %6 = getelementptr inbounds [5 x i8*], [5 x i8*]* @codetable.2928, i32 0, i32 %5 ; <i8**> [#uses=1] br label %bb.backedge bb.backedge: ; preds = %SWAPWORD, %DOUBLE, %DECREMENT, %INCREMENT @@ -43,24 +43,24 @@ bb.backedge: ; preds = %SWAPWORD, %DOUBLE, DECREMENT: ; preds = %bb %7 = add i32 %result.0, -1 ; <i32> [#uses=1] - %8 = load i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] + %8 = load i8, i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] %9 = zext i8 %8 to i32 ; <i32> [#uses=1] - %10 = getelementptr inbounds [5 x i8*]* @codetable.2928, i32 0, i32 %9 ; <i8**> [#uses=1] + %10 = getelementptr inbounds [5 x i8*], [5 x i8*]* @codetable.2928, i32 0, i32 %9 ; <i8**> [#uses=1] br label %bb.backedge DOUBLE: ; preds = %bb %11 = shl i32 %result.0, 1 ; <i32> [#uses=1] - %12 = load i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] + %12 = load i8, i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] %13 = zext i8 %12 to i32 ; <i32> [#uses=1] - %14 = getelementptr inbounds [5 x i8*]* @codetable.2928, i32 0, i32 %13 ; <i8**> [#uses=1] + %14 = getelementptr inbounds [5 x i8*], [5 x i8*]* @codetable.2928, i32 0, i32 %13 ; <i8**> [#uses=1] br label %bb.backedge SWAPWORD: ; preds = %bb %15 = shl i32 %result.0, 16 ; <i32> [#uses=1] %16 = ashr i32 %result.0, 16 ; <i32> [#uses=1] %17 = or i32 %15, %16 ; <i32> [#uses=1] - %18 = load i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] + %18 = load i8, i8* %opcodes_addr.0, align 1 ; <i8> [#uses=1] %19 = zext i8 %18 to i32 ; <i32> [#uses=1] - %20 = getelementptr inbounds [5 x i8*]* @codetable.2928, i32 0, i32 %19 ; <i8**> [#uses=1] + %20 = getelementptr inbounds [5 x i8*], [5 x i8*]* @codetable.2928, i32 0, i32 %19 ; <i8**> [#uses=1] br label %bb.backedge } |