diff options
author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 22:08:18 +0000 |
---|---|---|
committer | Android Git Automerger <android-git-automerger@android.com> | 2015-04-10 22:08:18 +0000 |
commit | 13a7db5b9c4f5e543d037be68ec3428216bfd550 (patch) | |
tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/CodeGen/X86/fast-isel-gep.ll | |
parent | 0eb46f5d1e06a4284663d636a74b06adc3a161d7 (diff) | |
parent | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (diff) | |
download | external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.zip external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.gz external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.bz2 |
am 31195f0b: Merge "Update aosp/master llvm for rebase to r233350"
* commit '31195f0bdca6ee2a5e72d07edf13e1d81206d949':
Update aosp/master llvm for rebase to r233350
Diffstat (limited to 'test/CodeGen/X86/fast-isel-gep.ll')
-rw-r--r-- | test/CodeGen/X86/fast-isel-gep.ll | 34 |
1 files changed, 17 insertions, 17 deletions
diff --git a/test/CodeGen/X86/fast-isel-gep.ll b/test/CodeGen/X86/fast-isel-gep.ll index a65e070..67b3029 100644 --- a/test/CodeGen/X86/fast-isel-gep.ll +++ b/test/CodeGen/X86/fast-isel-gep.ll @@ -6,8 +6,8 @@ ; should be sign-extended to 64 bits on 64-bit targets. ; PR3181 define i32 @test1(i32 %t3, i32* %t1) nounwind { - %t9 = getelementptr i32* %t1, i32 %t3 ; <i32*> [#uses=1] - %t15 = load i32* %t9 ; <i32> [#uses=1] + %t9 = getelementptr i32, i32* %t1, i32 %t3 ; <i32*> [#uses=1] + %t15 = load i32, i32* %t9 ; <i32> [#uses=1] ret i32 %t15 ; X32-LABEL: test1: ; X32: movl (%eax,%ecx,4), %eax @@ -20,8 +20,8 @@ define i32 @test1(i32 %t3, i32* %t1) nounwind { } define i32 @test2(i64 %t3, i32* %t1) nounwind { - %t9 = getelementptr i32* %t1, i64 %t3 ; <i32*> [#uses=1] - %t15 = load i32* %t9 ; <i32> [#uses=1] + %t9 = getelementptr i32, i32* %t1, i64 %t3 ; <i32*> [#uses=1] + %t15 = load i32, i32* %t9 ; <i32> [#uses=1] ret i32 %t15 ; X32-LABEL: test2: ; X32: movl (%edx,%ecx,4), %e @@ -37,8 +37,8 @@ define i32 @test2(i64 %t3, i32* %t1) nounwind { ; PR4984 define i8 @test3(i8* %start) nounwind { entry: - %A = getelementptr i8* %start, i64 -2 ; <i8*> [#uses=1] - %B = load i8* %A, align 1 ; <i8> [#uses=1] + %A = getelementptr i8, i8* %start, i64 -2 ; <i8*> [#uses=1] + %B = load i8, i8* %A, align 1 ; <i8> [#uses=1] ret i8 %B @@ -59,11 +59,11 @@ entry: %p.addr = alloca double*, align 8 ; <double**> [#uses=2] store i64 %x, i64* %x.addr store double* %p, double** %p.addr - %tmp = load i64* %x.addr ; <i64> [#uses=1] + %tmp = load i64, i64* %x.addr ; <i64> [#uses=1] %add = add nsw i64 %tmp, 16 ; <i64> [#uses=1] - %tmp1 = load double** %p.addr ; <double*> [#uses=1] - %arrayidx = getelementptr inbounds double* %tmp1, i64 %add ; <double*> [#uses=1] - %tmp2 = load double* %arrayidx ; <double> [#uses=1] + %tmp1 = load double*, double** %p.addr ; <double*> [#uses=1] + %arrayidx = getelementptr inbounds double, double* %tmp1, i64 %add ; <double*> [#uses=1] + %tmp2 = load double, double* %arrayidx ; <double> [#uses=1] ret double %tmp2 ; X32-LABEL: test4: @@ -75,9 +75,9 @@ entry: ; PR8961 - Make sure the sext for the GEP addressing comes before the load that ; is folded. define i64 @test5(i8* %A, i32 %I, i64 %B) nounwind { - %v8 = getelementptr i8* %A, i32 %I + %v8 = getelementptr i8, i8* %A, i32 %I %v9 = bitcast i8* %v8 to i64* - %v10 = load i64* %v9 + %v10 = load i64, i64* %v9 %v11 = add i64 %B, %v10 ret i64 %v11 ; X64-LABEL: test5: @@ -91,14 +91,14 @@ define i64 @test5(i8* %A, i32 %I, i64 %B) nounwind { ; of their blocks. define void @test6() { if.end: ; preds = %if.then, %invoke.cont - %tmp15 = load i64* undef + %tmp15 = load i64, i64* undef %dec = add i64 %tmp15, 13 store i64 %dec, i64* undef %call17 = invoke i8* @_ZNK18G__FastAllocString4dataEv() to label %invoke.cont16 unwind label %lpad invoke.cont16: ; preds = %if.then14 - %arrayidx18 = getelementptr inbounds i8* %call17, i64 %dec + %arrayidx18 = getelementptr inbounds i8, i8* %call17, i64 %dec store i8 0, i8* %arrayidx18 unreachable @@ -118,10 +118,10 @@ define i32 @test7({i32,i32,i32}* %tmp1, i32 %tmp71, i32 %tmp63) nounwind { ; X64: movl $4, 8({{%rdi|%rcx}}) - %tmp29 = getelementptr inbounds {i32,i32,i32}* %tmp1, i32 0, i32 2 - %tmp30 = load i32* %tmp29, align 4 + %tmp29 = getelementptr inbounds {i32,i32,i32}, {i32,i32,i32}* %tmp1, i32 0, i32 2 + %tmp30 = load i32, i32* %tmp29, align 4 - %p2 = getelementptr inbounds {i32,i32,i32}* %tmp1, i32 0, i32 2 + %p2 = getelementptr inbounds {i32,i32,i32}, {i32,i32,i32}* %tmp1, i32 0, i32 2 store i32 4, i32* %p2 %tmp72 = or i32 %tmp71, %tmp30 |