diff options
| author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-08 08:55:49 -0700 |
|---|---|---|
| committer | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-09 15:04:38 -0700 |
| commit | 4c5e43da7792f75567b693105cc53e3f1992ad98 (patch) | |
| tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/CodeGen/X86/vec_extract-mmx.ll | |
| parent | c75239e6119d0f9a74c57099d91cbc9bde56bf33 (diff) | |
| download | external_llvm-4c5e43da7792f75567b693105cc53e3f1992ad98.zip external_llvm-4c5e43da7792f75567b693105cc53e3f1992ad98.tar.gz external_llvm-4c5e43da7792f75567b693105cc53e3f1992ad98.tar.bz2 | |
Update aosp/master llvm for rebase to r233350
Change-Id: I07d935f8793ee8ec6b7da003f6483046594bca49
Diffstat (limited to 'test/CodeGen/X86/vec_extract-mmx.ll')
| -rw-r--r-- | test/CodeGen/X86/vec_extract-mmx.ll | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/test/CodeGen/X86/vec_extract-mmx.ll b/test/CodeGen/X86/vec_extract-mmx.ll index c6c93a1..780066d 100644 --- a/test/CodeGen/X86/vec_extract-mmx.ll +++ b/test/CodeGen/X86/vec_extract-mmx.ll @@ -8,7 +8,7 @@ define i32 @test0(<1 x i64>* %v4) { ; CHECK-NEXT: addl $32, %eax ; CHECK-NEXT: retq entry: - %v5 = load <1 x i64>* %v4, align 8 + %v5 = load <1 x i64>, <1 x i64>* %v4, align 8 %v12 = bitcast <1 x i64> %v5 to <4 x i16> %v13 = bitcast <4 x i16> %v12 to x86_mmx %v14 = tail call x86_mmx @llvm.x86.sse.pshuf.w(x86_mmx %v13, i8 -18) @@ -30,7 +30,7 @@ define i32 @test1(i32* nocapture readonly %ptr) { ; CHECK-NEXT: emms ; CHECK-NEXT: retq entry: - %0 = load i32* %ptr, align 4 + %0 = load i32, i32* %ptr, align 4 %1 = insertelement <2 x i32> undef, i32 %0, i32 0 %2 = insertelement <2 x i32> %1, i32 0, i32 1 %3 = bitcast <2 x i32> %2 to x86_mmx @@ -56,7 +56,7 @@ define i32 @test2(i32* nocapture readonly %ptr) { ; CHECK-NEXT: retq entry: %0 = bitcast i32* %ptr to x86_mmx* - %1 = load x86_mmx* %0, align 8 + %1 = load x86_mmx, x86_mmx* %0, align 8 %2 = tail call x86_mmx @llvm.x86.sse.pshuf.w(x86_mmx %1, i8 -24) %3 = bitcast x86_mmx %2 to <4 x i16> %4 = bitcast <4 x i16> %3 to <1 x i64> |