diff options
author | Nate Begeman <natebegeman@mac.com> | 2009-10-19 02:17:23 +0000 |
---|---|---|
committer | Nate Begeman <natebegeman@mac.com> | 2009-10-19 02:17:23 +0000 |
commit | a09008bf6ddb61910212c31db1d714182882681e (patch) | |
tree | 670c5af561e5da0973e910fead60835999b87b0e /test/CodeGen/X86/vec_shuffle-22.ll | |
parent | 4d21ae7cf40704c7f4f8b9c9bdaa97ead532b412 (diff) | |
download | external_llvm-a09008bf6ddb61910212c31db1d714182882681e.zip external_llvm-a09008bf6ddb61910212c31db1d714182882681e.tar.gz external_llvm-a09008bf6ddb61910212c31db1d714182882681e.tar.bz2 |
Add support for matching shuffle patterns with palignr.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@84459 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen/X86/vec_shuffle-22.ll')
-rw-r--r-- | test/CodeGen/X86/vec_shuffle-22.ll | 18 |
1 files changed, 7 insertions, 11 deletions
diff --git a/test/CodeGen/X86/vec_shuffle-22.ll b/test/CodeGen/X86/vec_shuffle-22.ll index 5307ced..1cf37d4 100644 --- a/test/CodeGen/X86/vec_shuffle-22.ll +++ b/test/CodeGen/X86/vec_shuffle-22.ll @@ -1,19 +1,15 @@ -; RUN: llc < %s -march=x86 -mcpu=pentium-m -o %t -; RUN: grep movlhps %t | count 1 -; RUN: grep pshufd %t | count 1 -; RUN: llc < %s -march=x86 -mcpu=core2 -o %t -; RUN: grep movlhps %t | count 1 -; RUN: grep movddup %t | count 1 +; RUN: llc < %s -march=x86 -mcpu=pentium-m | FileCheck %s define <4 x float> @t1(<4 x float> %a) nounwind { -entry: - %tmp1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> < i32 0, i32 1, i32 0, i32 1 > ; <<4 x float>> [#uses=1] - ret <4 x float> %tmp1 +; CHECK: movlhps + %tmp1 = shufflevector <4 x float> %a, <4 x float> undef, <4 x i32> < i32 0, i32 1, i32 0, i32 1 > ; <<4 x float>> [#uses=1] + ret <4 x float> %tmp1 } define <4 x i32> @t2(<4 x i32>* %a) nounwind { -entry: - %tmp1 = load <4 x i32>* %a; +; CHECK: pshufd +; CHECK: ret + %tmp1 = load <4 x i32>* %a; %tmp2 = shufflevector <4 x i32> %tmp1, <4 x i32> undef, <4 x i32> < i32 0, i32 1, i32 0, i32 1 > ; <<4 x i32>> [#uses=1] ret <4 x i32> %tmp2 } |