diff options
author | Craig Topper <craig.topper@gmail.com> | 2011-10-13 07:09:14 +0000 |
---|---|---|
committer | Craig Topper <craig.topper@gmail.com> | 2011-10-13 07:09:14 +0000 |
commit | 8ab1d1e900a5346db019b6a038e3f497bcfb506e (patch) | |
tree | 638eab0ff5745fe3475e483480474281d4176eca /test/CodeGen | |
parent | d501c714cdfc34d91c35732b6f0151e19784be56 (diff) | |
download | external_llvm-8ab1d1e900a5346db019b6a038e3f497bcfb506e.zip external_llvm-8ab1d1e900a5346db019b6a038e3f497bcfb506e.tar.gz external_llvm-8ab1d1e900a5346db019b6a038e3f497bcfb506e.tar.bz2 |
Add X86 TZCNT instruction and patterns to select it. Also added core-avx2 processor which is gcc's name for Haswell.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141854 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen')
-rw-r--r-- | test/CodeGen/X86/bmi.ll | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/test/CodeGen/X86/bmi.ll b/test/CodeGen/X86/bmi.ll new file mode 100644 index 0000000..8817e22 --- /dev/null +++ b/test/CodeGen/X86/bmi.ll @@ -0,0 +1,38 @@ +; RUN: llc < %s -march=x86-64 -mattr=+bmi | FileCheck %s + +define i32 @t1(i32 %x) nounwind { + %tmp = tail call i32 @llvm.cttz.i32( i32 %x ) + ret i32 %tmp +; CHECK: t1: +; CHECK: tzcntl +} + +declare i32 @llvm.cttz.i32(i32) nounwind readnone + +define i16 @t2(i16 %x) nounwind { + %tmp = tail call i16 @llvm.cttz.i16( i16 %x ) + ret i16 %tmp +; CHECK: t2: +; CHECK: tzcntw +} + +declare i16 @llvm.cttz.i16(i16) nounwind readnone + +define i64 @t3(i64 %x) nounwind { + %tmp = tail call i64 @llvm.cttz.i64( i64 %x ) + ret i64 %tmp +; CHECK: t3: +; CHECK: tzcntq +} + +declare i64 @llvm.cttz.i64(i64) nounwind readnone + +define i8 @t4(i8 %x) nounwind { + %tmp = tail call i8 @llvm.cttz.i8( i8 %x ) + ret i8 %tmp +; CHECK: t4: +; CHECK: tzcntw +} + +declare i8 @llvm.cttz.i8(i8) nounwind readnone + |