diff options
author | Arnold Schwaighofer <aschwaighofer@apple.com> | 2013-09-04 20:51:06 +0000 |
---|---|---|
committer | Arnold Schwaighofer <aschwaighofer@apple.com> | 2013-09-04 20:51:06 +0000 |
commit | b4b7a52ec57ff5d403f6526f24841b1ef81f8706 (patch) | |
tree | 1ee454b2a302ae97e19c1c5db2f3a81005bb846e /test/CodeGen | |
parent | 775079c227083be3fe22f6ae071d5b74a7ade745 (diff) | |
download | external_llvm-b4b7a52ec57ff5d403f6526f24841b1ef81f8706.zip external_llvm-b4b7a52ec57ff5d403f6526f24841b1ef81f8706.tar.gz external_llvm-b4b7a52ec57ff5d403f6526f24841b1ef81f8706.tar.bz2 |
Change swift/vldm test case to be less dependent on allocation order
'Force' values in registers using the calling convention. Now, we only depend on
the calling convention and that the allocator performs copy coalescing.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@189985 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/CodeGen')
-rw-r--r-- | test/CodeGen/ARM/swift-vldm.ll | 32 |
1 files changed, 16 insertions, 16 deletions
diff --git a/test/CodeGen/ARM/swift-vldm.ll b/test/CodeGen/ARM/swift-vldm.ll index 6d76ee4..582a040 100644 --- a/test/CodeGen/ARM/swift-vldm.ll +++ b/test/CodeGen/ARM/swift-vldm.ll @@ -4,25 +4,25 @@ ; so that there usage becomes unbeneficial on swift. ; CHECK-LABEL: test_vldm -; CHECK: vldmia r1, {d18, d19, d20} -; CHECK-NOT: vldmia r1, {d17, d18, d19, d20} +; CHECK: vldmia r{{[0-9]+}}, {d2, d3, d4} +; CHECK-NOT: vldmia r{{[0-9]+}}, {d1, d2, d3, d4} -define double @test_vldm(double %a, double %b, double* nocapture %x) { +declare fastcc void @force_register(double %d0, double %d1, double %d2, double %d3, double %d4) + +define void @test_vldm(double* %x, double * %y) { entry: - %mul73 = fmul double %a, %b %addr1 = getelementptr double * %x, i32 1 %addr2 = getelementptr double * %x, i32 2 %addr3 = getelementptr double * %x, i32 3 - %load0 = load double * %x - %load1 = load double * %addr1 - %load2 = load double * %addr2 - %load3 = load double * %addr3 - %sub = fsub double %mul73, %load1 - %mul = fmul double %mul73, %load0 - %add = fadd double %mul73, %load2 - %div = fdiv double %mul73, %load3 - %red = fadd double %sub, %mul - %red2 = fadd double %div, %add - %red3 = fsub double %red, %red2 - ret double %red3 + %d0 = load double * %y + %d1 = load double * %x + %d2 = load double * %addr1 + %d3 = load double * %addr2 + %d4 = load double * %addr3 + ; We are trying to force x[0-3] in register d1 to d4 so that we can test we + ; don't form a "vldmia rX, {d1, d2, d3, d4}". + ; We are relying on the calling convention and that register allocation + ; properly coalesces registers. + call fastcc void @force_register(double %d0, double %d1, double %d2, double %d3, double %d4) + ret void } |