diff options
author | Pirama Arumuga Nainar <pirama@google.com> | 2015-04-10 22:08:18 +0000 |
---|---|---|
committer | Android Git Automerger <android-git-automerger@android.com> | 2015-04-10 22:08:18 +0000 |
commit | 13a7db5b9c4f5e543d037be68ec3428216bfd550 (patch) | |
tree | 1b2c9792582e12f5af0b1512e3094425f0dc0df9 /test/DebugInfo/debug-info-always-inline.ll | |
parent | 0eb46f5d1e06a4284663d636a74b06adc3a161d7 (diff) | |
parent | 31195f0bdca6ee2a5e72d07edf13e1d81206d949 (diff) | |
download | external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.zip external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.gz external_llvm-13a7db5b9c4f5e543d037be68ec3428216bfd550.tar.bz2 |
am 31195f0b: Merge "Update aosp/master llvm for rebase to r233350"
* commit '31195f0bdca6ee2a5e72d07edf13e1d81206d949':
Update aosp/master llvm for rebase to r233350
Diffstat (limited to 'test/DebugInfo/debug-info-always-inline.ll')
-rw-r--r-- | test/DebugInfo/debug-info-always-inline.ll | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/test/DebugInfo/debug-info-always-inline.ll b/test/DebugInfo/debug-info-always-inline.ll index 88ac4cb..cfa046d 100644 --- a/test/DebugInfo/debug-info-always-inline.ll +++ b/test/DebugInfo/debug-info-always-inline.ll @@ -78,11 +78,11 @@ entry: %arr = alloca [10 x i32], align 16 %sum = alloca i32, align 4 call void @llvm.dbg.declare(metadata [10 x i32]* %arr, metadata !14), !dbg !18 - %arrayidx = getelementptr inbounds [10 x i32]* %arr, i32 0, i64 0, !dbg !19 + %arrayidx = getelementptr inbounds [10 x i32], [10 x i32]* %arr, i32 0, i64 0, !dbg !19 store i32 5, i32* %arrayidx, align 4, !dbg !19 call void @llvm.dbg.declare(metadata i32* %sum, metadata !20), !dbg !21 store i32 4, i32* %sum, align 4, !dbg !21 - %0 = load i32* %sum, align 4, !dbg !22 + %0 = load i32, i32* %sum, align 4, !dbg !22 ret i32 %0, !dbg !22 } @@ -99,7 +99,7 @@ entry: call void @llvm.dbg.declare(metadata i32* %i, metadata !24), !dbg !25 %call = call i32 @_Z3foov(), !dbg !25 store i32 %call, i32* %i, align 4, !dbg !25 - %0 = load i32* %i, align 4, !dbg !26 + %0 = load i32, i32* %i, align 4, !dbg !26 ret i32 %0, !dbg !26 } |