diff options
| author | Stephen Hines <srhines@google.com> | 2014-07-21 00:45:20 -0700 |
|---|---|---|
| committer | Stephen Hines <srhines@google.com> | 2014-07-21 00:45:20 -0700 |
| commit | c6a4f5e819217e1e12c458aed8e7b122e23a3a58 (patch) | |
| tree | 81b7dd2bb4370a392f31d332a566c903b5744764 /test/Instrumentation/MemorySanitizer/missing_origin.ll | |
| parent | 19c6fbb3e8aaf74093afa08013134b61fa08f245 (diff) | |
| download | external_llvm-c6a4f5e819217e1e12c458aed8e7b122e23a3a58.zip external_llvm-c6a4f5e819217e1e12c458aed8e7b122e23a3a58.tar.gz external_llvm-c6a4f5e819217e1e12c458aed8e7b122e23a3a58.tar.bz2 | |
Update LLVM for rebase to r212749.
Includes a cherry-pick of:
r212948 - fixes a small issue with atomic calls
Change-Id: Ib97bd980b59f18142a69506400911a6009d9df18
Diffstat (limited to 'test/Instrumentation/MemorySanitizer/missing_origin.ll')
| -rw-r--r-- | test/Instrumentation/MemorySanitizer/missing_origin.ll | 19 |
1 files changed, 19 insertions, 0 deletions
diff --git a/test/Instrumentation/MemorySanitizer/missing_origin.ll b/test/Instrumentation/MemorySanitizer/missing_origin.ll new file mode 100644 index 0000000..673e853 --- /dev/null +++ b/test/Instrumentation/MemorySanitizer/missing_origin.ll @@ -0,0 +1,19 @@ +; RUN: opt < %s -msan -msan-check-access-address=0 -msan-track-origins=1 -S | FileCheck %s + +target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128" +target triple = "x86_64-unknown-linux-gnu" + +; Test that result origin is directy propagated from the argument, +; and is not affected by all the literal undef operands. +; https://code.google.com/p/memory-sanitizer/issues/detail?id=56 + +define <4 x i32> @Shuffle(<4 x i32> %x) nounwind uwtable sanitize_memory { +entry: + %y = shufflevector <4 x i32> %x, <4 x i32> undef, <4 x i32> <i32 1, i32 undef, i32 undef, i32 undef> + ret <4 x i32> %y +} + +; CHECK-LABEL: @Shuffle( +; CHECK: [[A:%.*]] = load i32* {{.*}}@__msan_param_origin_tls, +; CHECK: store i32 [[A]], i32* @__msan_retval_origin_tls +; CHECK: ret <4 x i32> |