diff options
| author | Mihai Popa <mihail.popa@gmail.com> | 2013-06-11 09:39:51 +0000 |
|---|---|---|
| committer | Mihai Popa <mihail.popa@gmail.com> | 2013-06-11 09:39:51 +0000 |
| commit | 16ad92ad3cd0cbbaa4d0524d9f201dd5dbefa15a (patch) | |
| tree | 373783304fc9f7ec20d07f618e11fb22119bcb08 /test/MC/Disassembler/ARM/fp-encoding.txt | |
| parent | aa8003712e8b28bc4f263aeb79d8851146273a05 (diff) | |
| download | external_llvm-16ad92ad3cd0cbbaa4d0524d9f201dd5dbefa15a.zip external_llvm-16ad92ad3cd0cbbaa4d0524d9f201dd5dbefa15a.tar.gz external_llvm-16ad92ad3cd0cbbaa4d0524d9f201dd5dbefa15a.tar.bz2 | |
This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These are optional registers that may be supported some ARM implementations to aid with resolution of floating point exceptions. The manual pages for vmsr and vmrs do not detail their use. Encodings and other information can be found in ARM Architecture Reference Manual section F, chapter 6, paragraph 3.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183733 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/Disassembler/ARM/fp-encoding.txt')
| -rw-r--r-- | test/MC/Disassembler/ARM/fp-encoding.txt | 12 |
1 files changed, 10 insertions, 2 deletions
diff --git a/test/MC/Disassembler/ARM/fp-encoding.txt b/test/MC/Disassembler/ARM/fp-encoding.txt index 531793d..196bf44 100644 --- a/test/MC/Disassembler/ARM/fp-encoding.txt +++ b/test/MC/Disassembler/ARM/fp-encoding.txt @@ -117,18 +117,26 @@ # CHECK: vmoveq s0, r1 0x10 0x0a 0xf1 0xee -# CHECK: vmrs r0, fpscr +# CHECK: vmrs r0, fpscr 0x10 0x0a 0xf8 0xee # CHECK: vmrs r0, fpexc 0x10 0x0a 0xf0 0xee # CHECK: vmrs r0, fpsid +0x10 0x1a 0xf9 0xee +# CHECK: vmrs r1, fpinst +0x10 0x8a 0xfa 0xee +# CHECK: vmrs r8, fpinst2 0x10 0x0a 0xe1 0xee -# CHECK: vmsr fpscr, r0 +# CHECK: vmsr fpscr, r0 0x10 0x0a 0xe8 0xee # CHECK: vmsr fpexc, r0 0x10 0x0a 0xe0 0xee # CHECK: vmsr fpsid, r0 +0x10 0x3a 0xe9 0xee +# CHECK: vmsr fpinst, r3 +0x10 0x4a 0xea 0xee +# CHECK: vmsr fpinst2, r4 0x10 0x0a 0x00 0xee 0x90 0x1a 0x00 0xee |