diff options
| author | Owen Anderson <resistor@mac.com> | 2011-08-09 20:55:18 +0000 |
|---|---|---|
| committer | Owen Anderson <resistor@mac.com> | 2011-08-09 20:55:18 +0000 |
| commit | 8d7d2e1238fac58c01ccfb719d0cc5680a079561 (patch) | |
| tree | 3cf4ccfcd58d5969d7e2d9307486637382cd3fff /test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt | |
| parent | 0dc8b42987d091fafe9fc53f0159db8d0ecced4d (diff) | |
| download | external_llvm-8d7d2e1238fac58c01ccfb719d0cc5680a079561.zip external_llvm-8d7d2e1238fac58c01ccfb719d0cc5680a079561.tar.gz external_llvm-8d7d2e1238fac58c01ccfb719d0cc5680a079561.tar.bz2 | |
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
This new disassembler can correctly decode all the testcases that the old one did, though
some "expected failure" testcases are XFAIL'd for now because it is not (yet) as strict in
operand checking as the old one was.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137144 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt')
| -rw-r--r-- | test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt b/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt index 3165ff7..757d167 100644 --- a/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt +++ b/test/MC/Disassembler/ARM/invalid-MOVs-LSL-arm.txt @@ -1,7 +1,7 @@ # RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 |& grep {invalid instruction encoding} # Opcode=196 Name=MOVs Format=ARM_FORMAT_DPSOREGFRM(5) -# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 +# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 # ------------------------------------------------------------------------------------------------- # | 1: 1: 0: 1| 0: 0: 0: 1| 1: 0: 1: 0| 0: 0: 0: 0| 0: 1: 0: 0| 0: 0: 1: 0| 1: 0: 0: 1| 0: 0: 1: 1| # ------------------------------------------------------------------------------------------------- |