aboutsummaryrefslogtreecommitdiffstats
path: root/test/TableGen
diff options
context:
space:
mode:
authorBill Wendling <isanbard@gmail.com>2011-10-10 07:24:23 +0000
committerBill Wendling <isanbard@gmail.com>2011-10-10 07:24:23 +0000
commit8129d213960bac2c9d01053922866fc0f552462e (patch)
tree598a53745aa6a4daa1893e691735f96b84b86c17 /test/TableGen
parent1f104804bf30f1457e92fa6ee958a618a958b1ad (diff)
downloadexternal_llvm-8129d213960bac2c9d01053922866fc0f552462e.zip
external_llvm-8129d213960bac2c9d01053922866fc0f552462e.tar.gz
external_llvm-8129d213960bac2c9d01053922866fc0f552462e.tar.bz2
When getting the number of bits necessary for addressing mode
ARMII::AddrModeT1_s, we need to take into account that if the frame register is ARM::SP, then the number of bits is 8. If it's not ARM::SP, then the number of bits is 5. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141529 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/TableGen')
0 files changed, 0 insertions, 0 deletions