aboutsummaryrefslogtreecommitdiffstats
path: root/test/YAMLParser/more-floats.data
diff options
context:
space:
mode:
authorRichard Osborne <richard@xmos.com>2013-04-04 19:57:46 +0000
committerRichard Osborne <richard@xmos.com>2013-04-04 19:57:46 +0000
commitc6ff29713d69b4a41c225cbde9c82e4a350dbfac (patch)
treedc8d9d41936f30b018520c2c7e125b99d76b02a7 /test/YAMLParser/more-floats.data
parent8256a98847ea90fae11ee95a0a3089e60f623b84 (diff)
downloadexternal_llvm-c6ff29713d69b4a41c225cbde9c82e4a350dbfac.zip
external_llvm-c6ff29713d69b4a41c225cbde9c82e4a350dbfac.tar.gz
external_llvm-c6ff29713d69b4a41c225cbde9c82e4a350dbfac.tar.bz2
[XCore] The RRegs register class is a superset of GRRegs.
At the time when the XCore backend was added there were some issues with with overlapping register classes but these all seem to be fixed now. Describing the register classes correctly allow us to get rid of a codegen only instruction (LDAWSP_lru6_RRegs) and it means we can disassemble ru6 instructions that use registers above r11. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@178782 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test/YAMLParser/more-floats.data')
0 files changed, 0 insertions, 0 deletions