diff options
| author | Hal Finkel <hfinkel@anl.gov> | 2013-06-07 22:16:19 +0000 |
|---|---|---|
| committer | Hal Finkel <hfinkel@anl.gov> | 2013-06-07 22:16:19 +0000 |
| commit | 40be73bed71a69853720a7f0609cb1f2f77dc3bd (patch) | |
| tree | 30e8912fe7aea4c1669fb807081042e35c09465b /test | |
| parent | 95f24fbe4c0609ab30bbdb98c6d5c2155b35a584 (diff) | |
| download | external_llvm-40be73bed71a69853720a7f0609cb1f2f77dc3bd.zip external_llvm-40be73bed71a69853720a7f0609cb1f2f77dc3bd.tar.gz external_llvm-40be73bed71a69853720a7f0609cb1f2f77dc3bd.tar.bz2 | |
Disallow i64 div/rem in PPC32 counter loops
On PPC32, [su]div,rem on i64 types are transformed into runtime library
function calls. As a result, they are not allowed in counter-based loops (the
counter-loops verification pass caught this error; this change fixes PR16169).
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183581 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
| -rw-r--r-- | test/CodeGen/PowerPC/ctrloop-i64.ll | 93 |
1 files changed, 93 insertions, 0 deletions
diff --git a/test/CodeGen/PowerPC/ctrloop-i64.ll b/test/CodeGen/PowerPC/ctrloop-i64.ll new file mode 100644 index 0000000..9e01392 --- /dev/null +++ b/test/CodeGen/PowerPC/ctrloop-i64.ll @@ -0,0 +1,93 @@ +; RUN: llc < %s -mcpu=ppc | FileCheck %s + +target datalayout = "E-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v128:128:128-n32" +target triple = "powerpc-unknown-linux-gnu" + +define i64 @foo(i64* nocapture %n, i64 %d) nounwind readonly { +entry: + br label %for.body + +for.body: ; preds = %for.body, %entry + %i.06 = phi i32 [ 0, %entry ], [ %inc, %for.body ] + %x.05 = phi i64 [ 0, %entry ], [ %conv1, %for.body ] + %arrayidx = getelementptr inbounds i64* %n, i32 %i.06 + %0 = load i64* %arrayidx, align 8 + %conv = udiv i64 %x.05, %d + %conv1 = add i64 %conv, %0 + %inc = add nsw i32 %i.06, 1 + %exitcond = icmp eq i32 %inc, 2048 + br i1 %exitcond, label %for.end, label %for.body + +for.end: ; preds = %for.body + ret i64 %conv1 +} + +; CHECK: @foo +; CHECK-NOT: mtctr + +define i64 @foo2(i64* nocapture %n, i64 %d) nounwind readonly { +entry: + br label %for.body + +for.body: ; preds = %for.body, %entry + %i.06 = phi i32 [ 0, %entry ], [ %inc, %for.body ] + %x.05 = phi i64 [ 0, %entry ], [ %conv1, %for.body ] + %arrayidx = getelementptr inbounds i64* %n, i32 %i.06 + %0 = load i64* %arrayidx, align 8 + %conv = sdiv i64 %x.05, %d + %conv1 = add i64 %conv, %0 + %inc = add nsw i32 %i.06, 1 + %exitcond = icmp eq i32 %inc, 2048 + br i1 %exitcond, label %for.end, label %for.body + +for.end: ; preds = %for.body + ret i64 %conv1 +} + +; CHECK: @foo2 +; CHECK-NOT: mtctr + +define i64 @foo3(i64* nocapture %n, i64 %d) nounwind readonly { +entry: + br label %for.body + +for.body: ; preds = %for.body, %entry + %i.06 = phi i32 [ 0, %entry ], [ %inc, %for.body ] + %x.05 = phi i64 [ 0, %entry ], [ %conv1, %for.body ] + %arrayidx = getelementptr inbounds i64* %n, i32 %i.06 + %0 = load i64* %arrayidx, align 8 + %conv = urem i64 %x.05, %d + %conv1 = add i64 %conv, %0 + %inc = add nsw i32 %i.06, 1 + %exitcond = icmp eq i32 %inc, 2048 + br i1 %exitcond, label %for.end, label %for.body + +for.end: ; preds = %for.body + ret i64 %conv1 +} + +; CHECK: @foo3 +; CHECK-NOT: mtctr + +define i64 @foo4(i64* nocapture %n, i64 %d) nounwind readonly { +entry: + br label %for.body + +for.body: ; preds = %for.body, %entry + %i.06 = phi i32 [ 0, %entry ], [ %inc, %for.body ] + %x.05 = phi i64 [ 0, %entry ], [ %conv1, %for.body ] + %arrayidx = getelementptr inbounds i64* %n, i32 %i.06 + %0 = load i64* %arrayidx, align 8 + %conv = srem i64 %x.05, %d + %conv1 = add i64 %conv, %0 + %inc = add nsw i32 %i.06, 1 + %exitcond = icmp eq i32 %inc, 2048 + br i1 %exitcond, label %for.end, label %for.body + +for.end: ; preds = %for.body + ret i64 %conv1 +} + +; CHECK: @foo4 +; CHECK-NOT: mtctr + |