diff options
| author | Lang Hames <lhames@gmail.com> | 2011-11-08 18:56:23 +0000 |
|---|---|---|
| committer | Lang Hames <lhames@gmail.com> | 2011-11-08 18:56:23 +0000 |
| commit | 5207bf2177e9ef1e68d9408ea4b44f1c8a5ef9c0 (patch) | |
| tree | c94405cc8244718db4821d7662e9479180b3d0ed /test | |
| parent | d752e0f7e64585839cb3a458ef52456eaebbea3c (diff) | |
| download | external_llvm-5207bf2177e9ef1e68d9408ea4b44f1c8a5ef9c0.zip external_llvm-5207bf2177e9ef1e68d9408ea4b44f1c8a5ef9c0.tar.gz external_llvm-5207bf2177e9ef1e68d9408ea4b44f1c8a5ef9c0.tar.bz2 | |
Lower mem-ops to unaligned i32/i16 load/stores on ARM where supported.
Add support for trimming constants to GetDemandedBits. This fixes some funky
constant generation that occurs when stores are expanded for targets that don't
support unaligned stores natively.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144102 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
| -rw-r--r-- | test/CodeGen/ARM/2011-10-26-memset-inline.ll | 15 |
1 files changed, 9 insertions, 6 deletions
diff --git a/test/CodeGen/ARM/2011-10-26-memset-inline.ll b/test/CodeGen/ARM/2011-10-26-memset-inline.ll index a236ffe..ff049c8 100644 --- a/test/CodeGen/ARM/2011-10-26-memset-inline.ll +++ b/test/CodeGen/ARM/2011-10-26-memset-inline.ll @@ -1,14 +1,17 @@ ; Make sure short memsets on ARM lower to stores, even when optimizing for size. -; RUN: llc -march=arm < %s | FileCheck %s +; RUN: llc -march=arm < %s | FileCheck %s -check-prefix=CHECK-GENERIC +; RUN: llc -march=arm -mcpu=cortex-a8 < %s | FileCheck %s -check-prefix=CHECK-UNALIGNED target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:32:64-v128:32:128-a0:0:32-n32-S32" target triple = "thumbv7-apple-ios5.0.0" -; CHECK: strb -; CHECK-NEXT: strb -; CHECK-NEXT: strb -; CHECK-NEXT: strb -; CHECK-NEXT: strb +; CHECK-GENERIC: strb +; CHECK-GENERIT-NEXT: strb +; CHECK-GENERIT-NEXT: strb +; CHECK-GENERIT-NEXT: strb +; CHECK-GENERIT-NEXT: strb +; CHECK-UNALIGNED: strb +; CHECK-UNALIGNED-NEXT: str define void @foo(i8* nocapture %c) nounwind optsize { entry: call void @llvm.memset.p0i8.i64(i8* %c, i8 -1, i64 5, i32 1, i1 false) |