diff options
| author | Johnny Chen <johnny.chen@apple.com> | 2011-04-05 22:18:07 +0000 |
|---|---|---|
| committer | Johnny Chen <johnny.chen@apple.com> | 2011-04-05 22:18:07 +0000 |
| commit | 5438d76416bdb074bd3135a7649b31c563a05dd9 (patch) | |
| tree | 566905a0f43eccb3f31acc4df7cfe9bf06f064b9 /test | |
| parent | 1a8b9dd7fb945ab78232f3853219cc693bcb5fad (diff) | |
| download | external_llvm-5438d76416bdb074bd3135a7649b31c563a05dd9.zip external_llvm-5438d76416bdb074bd3135a7649b31c563a05dd9.tar.gz external_llvm-5438d76416bdb074bd3135a7649b31c563a05dd9.tar.bz2 | |
ARM disassembler was erroneously accepting an invalid RSC instruction.
Added checks for regs which should not be 15.
rdar://problem/9237734
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128945 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'test')
| -rw-r--r-- | test/MC/Disassembler/ARM/invalid-RSC-arm.txt | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/test/MC/Disassembler/ARM/invalid-RSC-arm.txt b/test/MC/Disassembler/ARM/invalid-RSC-arm.txt new file mode 100644 index 0000000..e7992ae --- /dev/null +++ b/test/MC/Disassembler/ARM/invalid-RSC-arm.txt @@ -0,0 +1,9 @@ +# RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 |& grep {invalid instruction encoding} + +# Opcode=261 Name=RSCrs Format=ARM_FORMAT_DPSOREGFRM(5) +# 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 +# ------------------------------------------------------------------------------------------------- +# | 0: 0: 1: 1| 0: 0: 0: 0| 1: 1: 1: 0| 0: 1: 0: 0| 1: 1: 1: 1| 1: 0: 0: 0| 0: 1: 0: 1| 1: 1: 1: 1| +# ------------------------------------------------------------------------------------------------- +# if d == 15 || n == 15 || m == 15 || s == 15 then UNPREDICTABLE; +0x5f 0xf8 0xe4 0x30 |