diff options
author | Jim Grosbach <grosbach@apple.com> | 2011-10-21 18:54:25 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2011-10-21 18:54:25 +0000 |
commit | 280dfad48940a0a51726308dd3daa3b1b0d18705 (patch) | |
tree | 07ff3f0813d911fc5ab1fd79fd4bf103eccb0729 /utils | |
parent | 7784f1d2d8b76a7eb9dd9b3fef7213770605532d (diff) | |
download | external_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.zip external_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.tar.gz external_llvm-280dfad48940a0a51726308dd3daa3b1b0d18705.tar.bz2 |
ARM VLD parsing and encoding.
Next step in the ongoing saga of NEON load/store assmebly parsing. Handle
VLD1 instructions that take a two-register register list.
Adjust the instruction definitions to only have the single encoded register
as an operand. The super-register from the pseudo is kept as an implicit def,
so passes which come after pseudo-expansion still know that the instruction
defines the other subregs.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@142670 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'utils')
-rw-r--r-- | utils/TableGen/EDEmitter.cpp | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/utils/TableGen/EDEmitter.cpp b/utils/TableGen/EDEmitter.cpp index 1a9a9c4..0dfb54a 100644 --- a/utils/TableGen/EDEmitter.cpp +++ b/utils/TableGen/EDEmitter.cpp @@ -572,6 +572,7 @@ static int ARMFlagFromOpName(LiteralConstantEmitter *type, REG("QQPR"); REG("QQQQPR"); REG("VecListOneD"); + REG("VecListTwoD"); IMM("i32imm"); IMM("i32imm_hilo16"); |