aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--lib/Target/PowerPC/PPCSubtarget.cpp4
-rw-r--r--lib/Target/X86/X86Subtarget.cpp6
2 files changed, 0 insertions, 10 deletions
diff --git a/lib/Target/PowerPC/PPCSubtarget.cpp b/lib/Target/PowerPC/PPCSubtarget.cpp
index 030dc7a..10373cb 100644
--- a/lib/Target/PowerPC/PPCSubtarget.cpp
+++ b/lib/Target/PowerPC/PPCSubtarget.cpp
@@ -83,8 +83,6 @@ PPCSubtarget::PPCSubtarget(const TargetMachine &tm, const Module &M,
// If we are generating code for ppc64, verify that options make sense.
if (is64Bit) {
if (!has64BitSupport()) {
- cerr << "PPC: Generation of 64-bit code for a 32-bit processor "
- << "requested. Ignoring 32-bit processor feature.\n";
Has64BitSupport = true;
}
// Silently force 64-bit register use on ppc64.
@@ -94,8 +92,6 @@ PPCSubtarget::PPCSubtarget(const TargetMachine &tm, const Module &M,
// If the user requested use of 64-bit regs, but the cpu selected doesn't
// support it, warn and ignore.
if (use64BitRegs() && !has64BitSupport()) {
- cerr << "PPC: 64-bit registers requested on CPU without support. "
- << "Disabling 64-bit register use.\n";
Use64BitRegs = false;
}
diff --git a/lib/Target/X86/X86Subtarget.cpp b/lib/Target/X86/X86Subtarget.cpp
index abd756c..fb46cfc 100644
--- a/lib/Target/X86/X86Subtarget.cpp
+++ b/lib/Target/X86/X86Subtarget.cpp
@@ -235,12 +235,6 @@ X86Subtarget::X86Subtarget(const Module &M, const std::string &FS, bool is64Bit)
// If feature string is not empty, parse features string.
std::string CPU = GetCurrentX86CPU();
ParseSubtargetFeatures(FS, CPU);
-
- if (Is64Bit && !HasX86_64)
- cerr << "Warning: Generation of 64-bit code for a 32-bit processor "
- << "requested.\n";
- if (Is64Bit && X86SSELevel < SSE2)
- cerr << "Warning: 64-bit processors all have at least SSE2.\n";
} else {
// Otherwise, use CPUID to auto-detect feature set.
AutoDetectSubtargetFeatures();