aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
diff options
context:
space:
mode:
Diffstat (limited to 'test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll')
-rw-r--r--test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll2
1 files changed, 1 insertions, 1 deletions
diff --git a/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll b/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
index e9a6793..8ad654f 100644
--- a/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
+++ b/test/CodeGen/ARM/2011-04-12-FastRegAlloc.ll
@@ -7,7 +7,7 @@ target triple = "thumbv7-apple-darwin10.0.0"
define void @_Z8TestCasev() nounwind ssp {
entry:
%a = alloca float, align 4
- %tmp = load float* %a, align 4
+ %tmp = load float, float* %a, align 4
call void asm sideeffect "", "w,~{s0},~{s16}"(float %tmp) nounwind, !srcloc !0
ret void
}