diff options
Diffstat (limited to 'test/CodeGen/X86/function-subtarget-features-2.ll')
-rw-r--r-- | test/CodeGen/X86/function-subtarget-features-2.ll | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/test/CodeGen/X86/function-subtarget-features-2.ll b/test/CodeGen/X86/function-subtarget-features-2.ll new file mode 100644 index 0000000..d7c7c2f --- /dev/null +++ b/test/CodeGen/X86/function-subtarget-features-2.ll @@ -0,0 +1,26 @@ +; RUN: llc < %s -march=x86-64 -filetype=obj -o - | llvm-objdump -d - | FileCheck %s + +; This test verifies that we assemble code for different architectures +; based on target-cpu and target-features attributes. +target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128" + +define void @foo() #0 { +entry: + call void asm sideeffect "aeskeygenassist $$0x4, %xmm0, %xmm1", "~{dirflag},~{fpsr},~{flags}"() + ret void +} + +; CHECK: foo +; CHECK: aeskeygenassist + +define void @bar() #2 { +entry: + call void asm sideeffect "crc32b 4(%rbx), %eax", "~{dirflag},~{fpsr},~{flags}"() + ret void +} + +; CHECK: bar +; CHECK: crc32b + +attributes #0 = { "target-cpu"="x86-64" "target-features"="+avx2" } +attributes #2 = { "target-cpu"="corei7" "target-features"="+sse4.2" } |