aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* Print symbol names in relocations when dumping COFF as YAML.Rafael Espindola2013-06-067-23/+42
* Cast to the correct type. Pointer, not reference.Bill Wendling2013-06-061-1/+1
* R600OptimizeVectorRegisters.cpp: Tweak a warning. [-Wsometimes-uninitialized]NAKAMURA Takumi2013-06-061-1/+1
* R600OptimizeVectorRegisters.cpp: Suppress a warning. [-Wunused-variable]NAKAMURA Takumi2013-06-061-0/+1
* Trailing linefeed.NAKAMURA Takumi2013-06-061-1/+0
* Cast to the proper type.Bill Wendling2013-06-061-1/+1
* Remove unneeded cast<>.Jakub Staszak2013-06-061-2/+2
* Add some class documentation to BinaryRef.Sean Silva2013-06-061-2/+40
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-0617-81/+80
* Use IRBuilder instead of ConstantInt methods.Jakub Staszak2013-06-061-27/+17
* Don't cache the TargetLoweringInfo object inside of the FunctionLowering object.Bill Wendling2013-06-063-20/+22
* Rename operator== parameter to `RHS`.Sean Silva2013-06-051-3/+3
* Remove error-prone methods of BinaryRef.Sean Silva2013-06-051-8/+0
* Add writeAsHex(raw_ostream &) method to BinaryRef.Sean Silva2013-06-052-7/+19
* R600: Replace predicate loop with predicate functionTom Stellard2013-06-051-11/+13
* Rename BinaryRef::isBinary to more descriptive DataIsHexString.Sean Silva2013-06-052-9/+10
* Add BinaryRef binary_size() method.Sean Silva2013-06-052-4/+10
* Comment BinaryRef::Data.Sean Silva2013-06-051-0/+2
* Add space to assert message.Bill Wendling2013-06-051-1/+1
* Add writeAsBinary(raw_ostream &) method to BinaryRef.Sean Silva2013-06-053-29/+34
* R600: Add a pass that merge Vector RegisterVincent Lejeune2013-06-055-0/+400
* [docs] Add link to C++ ABI document.Sean Silva2013-06-051-0/+1
* [docs] Add link to SysV ABI document.Sean Silva2013-06-051-0/+2
* [ELF] Add ELFOSABI_GNU.Sean Silva2013-06-051-1/+2
* Don't hide the first ELF symbol.Rafael Espindola2013-06-055-3/+39
* R600: Schedule copy from phys register at beginning of blockVincent Lejeune2013-06-0512-11/+42
* yaml2obj: split out COFF logic into separate fileSean Silva2013-06-054-287/+330
* [mips] brcond + setgt/setugt instruction selection patterns.Akira Hatanaka2013-06-052-0/+138
* yaml2obj: add -format=<fmt> to choose input YAML interpretationSean Silva2013-06-051-11/+39
* Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit.Jakub Staszak2013-06-051-70/+56
* [PATCH] Fix VGATHER* operand constraintsMichael Liao2013-06-053-1/+23
* Represent symbols with a SymbolIndex,SectionIndex pair.Rafael Espindola2013-06-051-66/+51
* ARM sched model: Add more ALU and CMP instructionsArnold Schwaighofer2013-06-051-37/+49
* ARM sched model: Add divsion, loads, branches, vfp cvtArnold Schwaighofer2013-06-054-7/+89
* ARMInstrInfo: Improve isSwiftFastImmShiftArnold Schwaighofer2013-06-051-0/+2
* SubtargetEmitter fixArnold Schwaighofer2013-06-051-1/+1
* This is a simple patch that changes RRX and RRXS to accept all registers as o...Mihai Popa2013-06-053-1/+48
* The GNU/HURD is also using the libc. Therefor, endian.h should be included, n...Sylvestre Ledru2013-06-051-1/+1
* Fix a tblgen subtargetemitter bug, for future Swift support.Andrew Trick2013-06-051-4/+23
* PR15662: Optimized debug info produces out of order function parametersDavid Blaikie2013-06-052-3/+104
* R600: Make sure to schedule AR register uses and defs in the same clauseTom Stellard2013-06-054-4/+72
* Don't print default values for NumberOfAuxSymbols and AuxiliaryData.Rafael Espindola2013-06-053-2/+11
* Handle (at least don't crash on) relocations with no symbols.Rafael Espindola2013-06-051-6/+11
* Move BinaryRef to a new include/llvm/Object/YAML.h file.Rafael Espindola2013-06-056-51/+99
* Revert "R600: Add a pass that merge Vector Register"Rafael Espindola2013-06-055-400/+0
* Handle relocations that don't point to symbols.Rafael Espindola2013-06-0519-73/+62
* [docs] Replace non-existent LLVM_YAML_UNIQUE_TYPE() macroSean Silva2013-06-041-1/+1
* R600: Add a pass that merge Vector RegisterVincent Lejeune2013-06-045-0/+400
* R600: Const/Neg/Abs can be folded to dot4Vincent Lejeune2013-06-046-47/+213
* Cortex-R5 can issue Thumb2 integer division instructions.Evan Cheng2013-06-043-21/+25
generated by cgit v1.1 at 2025-01-26 14:09:27 +0000