aboutsummaryrefslogtreecommitdiffstats
path: root/include/llvm/CodeGen/MachineInstr.h
Commit message (Expand)AuthorAgeFilesLines
* Optionally create a MachineInstr without default implicit operands.Evan Cheng2007-10-131-1/+1
* EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG likeEvan Cheng2007-10-121-0/+4
* Remove isReg, isImm, and isMBB, and change all their users to use Dan Gohman2007-09-141-8/+4
* Remove spurious consts. This fixes warnings with compilers thatDan Gohman2007-09-141-1/+1
* Added CreateFrameIndex to create a FrameIndex MachineOperand without a Machin...Evan Cheng2007-08-301-0/+12
* Remove subreg index from MachineInstr's and also keep vregs as unsigned when ...Christopher Lamb2007-07-261-13/+0
* Add keyword explicit.Dan Gohman2007-06-181-1/+1
* No longer needed.Evan Cheng2007-06-151-4/+0
* Add missing const qualifiers.Evan Cheng2007-05-291-4/+5
* Rename M_PREDICATED to M_PREDICABLE; Move TargetInstrInfo::isPredicatable() t...Evan Cheng2007-05-161-0/+4
* Added getNumExplicitOperands and findFirstPredOperand.Evan Cheng2007-05-151-0/+10
* llvm bug #1350, parts 1, 2, and 3.Nate Begeman2007-05-011-16/+31
* Rename findRegisterUseOperand to findRegisterUseOperandIdx to avoid confusion.Evan Cheng2007-04-261-2/+2
* Minor speed tweak.Evan Cheng2007-04-251-4/+3
* Change findRegisterUseOperand() to return operand index instead.Evan Cheng2007-03-261-3/+3
* Pass IsImp, IsKill, and IsDead to ChangeToRegister.Evan Cheng2007-02-271-4/+5
* Use findRegisterUseOperand to find a kill of particular register.Evan Cheng2007-02-231-2/+3
* Re-apply my liveintervalanalysis changes. Now with PR1207 fixes.Evan Cheng2007-02-191-0/+4
* For PR1207:Reid Spencer2007-02-191-4/+0
* Added findRegisterDefOperand().Evan Cheng2007-02-171-0/+4
* Added an automatic cast to "std::ostream*" etc. from OStream. We then canBill Wendling2006-12-171-10/+4
* The best unbreakage yet, addressing Bill's concerns.Jeff Cohen2006-12-161-4/+20
* An even better unbreakage...Jeff Cohen2006-12-151-9/+2
* Complete unbreak of VC++ (Chris identified the simple fix).Jeff Cohen2006-12-151-0/+1
* Changed llvm_ostream et all to OStream. llvm_cerr, llvm_cout, llvm_null, areBill Wendling2006-12-071-3/+3
* Move copyKillDeadInfo out-of-line. Add findRegisterUseOperand().Evan Cheng2006-12-061-17/+5
* - MachineInstr now keeps a ptr to TargetInstrDescriptor instead of Opcode.Evan Cheng2006-11-301-6/+11
* Added a temporary hack to get the llvm-streams to work for future checkins.Bill Wendling2006-11-281-0/+12
* Change MachineInstr ctor's to take a TargetInstrDescriptor reference insteadEvan Cheng2006-11-271-8/+8
* setOperand should not zap the operand list or add implicit operands to anChris Lattner2006-11-201-1/+1
* Implement operator<< for machine basic blocks to make it easier to dump them.Chris Lattner2006-11-181-0/+1
* ChangeToRegister should clear IsImp bit.Evan Cheng2006-11-151-4/+4
* Add copyKillDeadInfo to copy kill / dead info; other minor updates.Evan Cheng2006-11-151-8/+28
* - Let MachineInstr ctors add implicit def and use operands. Other operandsEvan Cheng2006-11-131-10/+65
* Add methods to add implicit def use operands to a MI.Evan Cheng2006-11-111-0/+4
* Shut up the warning.Jim Laskey2006-11-101-1/+1
* Add implicit def / use operands to MachineInstr.Evan Cheng2006-11-101-4/+17
* add a method for hacking on JTIdx'sChris Lattner2006-10-281-0/+4
* typoChris Lattner2006-10-201-1/+1
* add isIdenticalTo method to machineinstr/operand.Chris Lattner2006-10-201-0/+19
* add methodChris Lattner2006-10-201-2/+11
* add an accessorChris Lattner2006-10-061-0/+5
* IsDef can only be accessed / set if operand is a register.Evan Cheng2006-09-051-11/+16
* Initialize IsDef of all non-register MachineOperand to false.Evan Cheng2006-09-051-0/+7
* Completely eliminate def&use operands. Now a register operand is EITHER aChris Lattner2006-09-051-45/+11
* ADd getImm/setImm methodsChris Lattner2006-09-041-6/+15
* Add some short-hand accessorsChris Lattner2006-09-041-0/+4
* Patches to make the LLVM sources more -pedantic clean. Patch providedChris Lattner2006-05-241-1/+1
* Final pass of minor cleanups for MachineInstrChris Lattner2006-05-041-5/+5
* Remove redundancy and a level of indirection when creating machine operandsChris Lattner2006-05-041-68/+59