aboutsummaryrefslogtreecommitdiffstats
path: root/include/llvm/CodeGen
Commit message (Expand)AuthorAgeFilesLines
* Always compute all the bits in ComputeMaskedBits.Rafael Espindola2012-04-041-2/+2
* Matrix simplification in PBQP may push infinite costs onto register options.Lang Hames2012-04-031-0/+6
* Fixes to r153903. Added missing explanation of behaviour when the VirtRegMap...Pete Cooper2012-04-031-0/+5
* Moved LiveRangeEdit.h so that it can be called from other parts of the backen...Pete Cooper2012-04-021-0/+202
* misched: Add finalizeScheduler to complete the target interface.Andrew Trick2012-04-011-0/+4
* Teach CodeGen's version of computeMaskedBits to understand the range metadata.Rafael Espindola2012-03-314-4/+14
* Enable machine code verification in the entire code generator.Jakob Stoklund Olesen2012-03-281-5/+0
* Add an MRI::tracksLiveness() flag.Jakob Stoklund Olesen2012-03-271-0/+22
* Add a debug option to dump PBQP graphs during register allocation.Lang Hames2012-03-261-0/+37
* MachineInstr: Inline the fast path (non-bundle instruction) of hasProperty.Benjamin Kramer2012-03-171-1/+12
* Limit the number of memory operands in MachineInstr to 2^16 and store the num...Benjamin Kramer2012-03-161-6/+7
* Revert r152613 (and r152614), "Inline the d'tor and add an anchor instead." f...NAKAMURA Takumi2012-03-161-2/+1
* misched: implemented a framework for top-down or bottom-up scheduling.Andrew Trick2012-03-141-0/+7
* s/SjLjEHPass/SjLjEHPrepare/Bill Wendling2012-03-131-2/+2
* Inline the d'tor and add an anchor instead.Bill Wendling2012-03-131-1/+2
* Convert more static tables of registers used by calling convention to uint16_...Craig Topper2012-03-111-6/+6
* misched interface: rename Begin/End to RegionBegin/RegionEnd since they are n...Andrew Trick2012-03-091-5/+5
* misched: allow the default scheduler to be one chosen by the target.Andrew Trick2012-03-091-3/+8
* Added TargetPassConfig::enablePassAndrew Trick2012-03-091-1/+4
* misched interface: Expose the MachineScheduler pass.Andrew Trick2012-03-081-0/+86
* Cleanup VLIWPacketizer to use the updated ScheduleDAGInstrs interface.Andrew Trick2012-03-072-13/+15
* misched prep: Expose the ScheduleDAGInstrs interface so targets mayAndrew Trick2012-03-071-0/+339
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-073-11/+11
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-13/+3
* misched preparation: modularize schedule emission.Andrew Trick2012-03-071-11/+0
* misched preparation: modularize schedule printing.Andrew Trick2012-03-071-2/+0
* misched preparation: modularize schedule verification.Andrew Trick2012-03-071-3/+3
* Cleanup in preparation for misched: Move DAG visualization logic.Andrew Trick2012-03-071-0/+4
* Added MachineBasicBlock::getFullName() to standardize/factor codegen diagnost...Andrew Trick2012-03-071-0/+4
* Cleanup: DAG building is specific to either SD or MI scheduling. Not part of ...Andrew Trick2012-03-071-5/+0
* misched commentsAndrew Trick2012-03-071-1/+2
* Remove an unused function.Nadav Rotem2012-03-051-13/+0
* Use <def,undef> operands when spilling NEON bundles.Jakob Stoklund Olesen2012-03-041-0/+1
* Use uint16_t to store register overlaps to reduce static data.Craig Topper2012-03-041-1/+1
* delete dead code, patch by Michael Spencer.Jia Liu2012-03-021-5/+0
* Make InlineSpiller bundle-aware.Jakob Stoklund Olesen2012-03-011-0/+9
* Move getBundleStart() into MachineInstrBundle.h.Jakob Stoklund Olesen2012-03-013-11/+19
* Add an analyzeVirtReg() function.Jakob Stoklund Olesen2012-02-291-0/+33
* Move the operand iterator into MachineInstrBundle.h where it belongs.Jakob Stoklund Olesen2012-02-292-67/+108
* Instructions inside a bundle have the same number as the bundle itself.Jakob Stoklund Olesen2012-02-281-2/+6
* Add a MachineOperand iterator class.Jakob Stoklund Olesen2012-02-271-0/+67
* Replace a DenseSet with SmallPtrSet.Benjamin Kramer2012-02-231-6/+4
* Strip a layer of boilerplate from the VLIWPacketizer by storing the scheduler...Benjamin Kramer2012-02-231-2/+1
* Track reserved registers separately from RegsAvailable.Jakob Stoklund Olesen2012-02-231-2/+3
* Allow the use of an alternate symbol for calculating a function's size.Hal Finkel2012-02-221-0/+5
* Properly emit _fltused with FastISel. Refactor to share code with SDAG.Michael J. Spencer2012-02-222-9/+16
* Initialize SUnits before DAG building.Andrew Trick2012-02-221-0/+1
* Add API "handleMoveIntoBundl" for updating liveness when moving instructions ...Lang Hames2012-02-211-1/+9
* Clear virtual registers after they are no longer referenced.Andrew Trick2012-02-211-0/+3
* whitespaceAndrew Trick2012-02-211-26/+26