aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/DFAPacketizer.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-11/+10
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-2/+2
* Update to LLVM 3.5a.Stephen Hines2014-04-241-1/+1
* mi-sched: Don't call MBB.size() in initSUnits. The driver already has instr c...Andrew Trick2013-08-231-1/+2
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-2/+2
* Revert r158679 - use case is unclear (and it increases the memory footprint).Hal Finkel2012-06-221-2/+2
* Allow up to 64 functional units per processor itinerary.Hal Finkel2012-06-181-2/+2
* Target independent Hexagon Packetizer fix.Sirish Pande2012-05-011-55/+36
* Temporarily revert r155364 until the upstream review can complete, perChandler Carruth2012-04-231-36/+55
* Hexagon Packetizer's target independent fix.Sirish Pande2012-04-231-55/+36
* This reverts a long string of commits to the Hexagon backend. TheseChandler Carruth2012-04-181-34/+55
* HexagonPacketizer patch.Sirish Pande2012-04-121-55/+34
* Cleanup VLIWPacketizer to use the updated ScheduleDAGInstrs interface.Andrew Trick2012-03-071-18/+12
* misched prep: Expose the ScheduleDAGInstrs interface so targets mayAndrew Trick2012-03-071-1/+1
* misched preparation: rename core scheduler methods for consistency.Andrew Trick2012-03-071-4/+4
* misched preparation: clarify ScheduleDAG and ScheduleDAGInstrs roles.Andrew Trick2012-03-071-1/+3
* Strip a layer of boilerplate from the VLIWPacketizer by storing the scheduler...Benjamin Kramer2012-02-231-18/+8
* Fix library visibility problems with VLIWPacketizer.Andrew Trick2012-02-151-6/+19
* Don't expose DefaultVLIWSchedulerAndrew Trick2012-02-151-1/+1
* Generic "VLIW" packetizer based on a DFA generated from target itinerary.Andrew Trick2012-02-151-0/+147
* use space star instead of star spaceSebastian Pop2011-12-061-9/+9
* add missing point at the end of sentencesSebastian Pop2011-12-061-6/+6
* Add a deterministic finite automaton based packetizer for VLIW architecturesAnshuman Dasgupta2011-12-011-0/+98