aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
Commit message (Expand)AuthorAgeFilesLines
* llvm_unreachable->llvm_unreachable(0), LLVM_UNREACHABLE->llvm_unreachable.Edwin Török2009-07-141-2/+2
* assert(0) -> LLVM_UNREACHABLE.Edwin Török2009-07-111-2/+3
* Instead of passing in an unsigned value for the optimization level, use an enum,Bill Wendling2009-04-291-2/+2
* Second attempt:Bill Wendling2009-04-291-2/+2
* r70270 isn't ready yet. Back this out. Sorry for the noise.Bill Wendling2009-04-281-2/+2
* Massive check in. This changes the "-fast" flag to "-O#" in llc. If you want toBill Wendling2009-04-281-2/+2
* In the list-burr's pseudo two-addr dependency heuristics, don'tDan Gohman2009-04-161-0/+10
* Handle SUBREG_TO_REG instructions with the same heuristicsDan Gohman2009-04-161-5/+7
* Minor compile-time optimization; don't bother checkingDan Gohman2009-03-241-1/+1
* Add a pre-pass to the burr-list scheduler which makes adjustments toDan Gohman2009-03-241-0/+120
* When unfolding a load during scheduling, the new operator node hasDan Gohman2009-03-231-3/+6
* Fix canClobberPhysRegDefs to check all SDNodes grouped togetherDan Gohman2009-03-231-14/+19
* For inline asm output operand that matches an input. Encode the input operand...Evan Cheng2009-03-201-1/+1
* Fix a typo in a comment.Dan Gohman2009-03-121-1/+1
* Fix ScheduleDAGRRList::CopyAndMoveSuccessors' handling of nodesDan Gohman2009-03-061-7/+7
* Fix PR3701. 1. X86 target renamed eflags register to flags. This matches what...Evan Cheng2009-03-041-25/+54
* Oops. Last second clean up messed things up.Evan Cheng2009-02-121-2/+3
* Replace one of burr scheduling heuristic with something more sensible. Now ca...Evan Cheng2009-02-121-18/+4
* Fix a comment.Dan Gohman2009-02-111-2/+2
* Don't use special heuristics for nodes with no data predecessorsDan Gohman2009-02-111-8/+9
* Delete the heuristic for non-livein CopyFromReg nodes. Non-liveinnessDan Gohman2009-02-111-11/+0
* When scheduling a block in parts, keep track of the overallDan Gohman2009-02-111-4/+4
* Factor out more code for computing register live-range informationforDan Gohman2009-02-101-22/+42
* Fix PR3457: Ignore control successors when looking for closest scheduled succ...Evan Cheng2009-02-101-1/+1
* Move ScheduleDAGSDNodes.h to be a private header. Front-endsDan Gohman2009-02-061-1/+1
* Make a few things const, fix some comments, and simplifyDan Gohman2009-01-291-16/+8
* Move a few containers out of ScheduleDAGInstrs::BuildSchedGraphDan Gohman2009-01-151-15/+13
* The list-td and list-tdrr schedulers don't yet support physregDan Gohman2009-01-131-1/+5
* Fix PR3241: Currently EmitCopyFromReg emits a copy from the physical register...Evan Cheng2009-01-121-27/+31
* Minor debug output tweak.Evan Cheng2009-01-091-2/+2
* Remove redundant 'else's. No functionality change.Dan Gohman2009-01-071-7/+6
* Update these argument lists for the isNormalMemoryDan Gohman2009-01-061-3/+6
* Use a latency value of 0 for the artificial edges inserted byDan Gohman2009-01-061-1/+1
* Tidy up #includes, deleting a bunch of unnecessary #includes.Dan Gohman2009-01-051-2/+0
* CommuteNodesToReducePressure() is now removed.Dan Gohman2009-01-031-1/+0
* Remove the code from the scheduler that commuted two-addressDan Gohman2009-01-031-54/+0
* Rename BuildSchedUnits to BuildSchedGraph, and refactor theDan Gohman2008-12-231-2/+2
* Fix some register-alias-related bugs in the post-RA scheduler livenessDan Gohman2008-12-161-37/+30
* Make addPred and removePred return void, since the return value is notDan Gohman2008-12-161-4/+4
* Rewrite the SDep class, and simplify some of the related code.Dan Gohman2008-12-091-118/+134
* Make debug output more informative.Dan Gohman2008-12-041-1/+1
* Initial support for anti-dependence breaking. Currently this code does notDan Gohman2008-11-251-238/+26
* Check in the rest of this change. The isAntiDep flag needs to be passedDan Gohman2008-11-241-1/+1
* Add a flag to SDep for tracking which edges are anti-dependence edges.Dan Gohman2008-11-211-4/+4
* Rename SDep's isSpecial to isArtificial, to make this field a littleDan Gohman2008-11-211-20/+20
* Remove the CycleBound computation code from the ScheduleDAGRRListDan Gohman2008-11-211-58/+5
* Change these schedulers to not emit no-ops. It turns out thatDan Gohman2008-11-211-6/+2
* Remove a remnant of list-burr's fast mode.Dan Gohman2008-11-201-20/+0
* Factor out the SethiUllman numbering logic from the list-burr andDan Gohman2008-11-201-159/+47
* Remove the "fast" form of the list-burr scheduler, and use theDan Gohman2008-11-201-68/+9