aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
Commit message (Expand)AuthorAgeFilesLines
* One mundane change: Change ReplaceAllUsesOfValueWith to *optionally* Chris Lattner2007-10-151-4/+2
* EXTRACT_SUBREG coalescing support. The coalescer now treats EXTRACT_SUBREG likeEvan Cheng2007-10-121-0/+13
* Fix a typo in a comment.Dan Gohman2007-10-051-1/+1
* Chain producing nodes cannot be moved, not chain reading nodes.Evan Cheng2007-10-051-5/+7
* Oops. Didn't mean to leave this in.Evan Cheng2007-10-051-1/+0
* If a node that defines a physical register that is expensive to copy. TheEvan Cheng2007-10-051-19/+132
* If two instructions are both two-address code, favors (schedule closer toEvan Cheng2007-09-281-3/+20
* Remove a poor scheduling heuristic.Evan Cheng2007-09-281-34/+5
* Trim some unneeded fields.Evan Cheng2007-09-281-17/+8
* Avoid inserting a live register more than once.Evan Cheng2007-09-271-8/+18
* Boogs.Evan Cheng2007-09-271-10/+10
* Be smarter about which node to force schedule. Reduce # of duplications + cop...Evan Cheng2007-09-271-84/+120
* Backtracking only when it won't create a cycle.Evan Cheng2007-09-271-23/+35
* - Move getPhysicalRegisterRegClass() from ScheduleDAG to MRegisterInfo.Evan Cheng2007-09-261-65/+145
* Added major new capabilities to scheduler (only BURR for now) to support phys...Evan Cheng2007-09-251-71/+398
* Use struct SDep instead of std::pair for SUnit pred and succ lists. First stepEvan Cheng2007-09-191-22/+22
* Bug fixes.Evan Cheng2007-09-131-4/+4
* Minor cleanups to reduce some spurious differences between differentDan Gohman2007-08-201-9/+11
* It's not necessary to do rounding for alloca operations when the requestedDan Gohman2007-07-181-0/+944