aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/TargetInstrInfoImpl.cpp
Commit message (Expand)AuthorAgeFilesLines
* Broaden isSchedulingBoundary to check aliases of SP.Andrew Trick2012-11-171-1/+2
* misched: Handle "transient" non-instructions.Andrew Trick2012-10-111-0/+2
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-181-7/+7
* Revert r164061-r164067. Most of the new subtarget emitter.Andrew Trick2012-09-171-7/+7
* TargetSchedModel API. Implement latency lookup, disabled.Andrew Trick2012-09-171-7/+7
* Use CloneMachineInstr to make a new MI in commuteInstruction to make the code...Craig Topper2012-08-311-10/+1
* Simplify the computeOperandLatency API.Andrew Trick2012-08-231-77/+16
* Minor cleanup of defaultDefLatency APIAndrew Trick2012-08-081-6/+8
* indentationAndrew Trick2012-07-091-1/+1
* I'm introducing a new machine model to simultaneously allow simpleAndrew Trick2012-07-071-3/+3
* Reapply "Make NumMicroOps a variable in the subtarget's instruction itinerary."Andrew Trick2012-07-021-2/+2
* Revert "Make NumMicroOps a variable in the subtarget's instruction itinerary."Andrew Trick2012-06-291-2/+2
* Make NumMicroOps a variable in the subtarget's instruction itinerary.Andrew Trick2012-06-291-2/+2
* TargetInstrInfo hooks implemented in codegen should be declared pure virtual.Andrew Trick2012-06-081-13/+13
* Fix Target->Codegen dependence.Andrew Trick2012-06-081-0/+200
* misched: Added ScoreboardHazardRecognizer.Andrew Trick2012-05-241-0/+8
* Fixed commuteInstructions bug where if its called pre-regalloc the subreg ind...Pete Cooper2012-03-281-6/+15
* Extract method for detecting constant unallocatable physregs.Jakob Stoklund Olesen2012-01-161-13/+1
* Attempt to fix PR11607 by shuffling around which class defines which methods.Eli Friedman2011-12-191-5/+5
* Move parts of lib/Target that use CodeGen into lib/CodeGen.Nick Lewycky2011-12-151-0/+30
* - Add MachineInstrBundle.h and MachineInstrBundle.cpp. This includes a functionEvan Cheng2011-12-141-2/+2
* Move isUnpredicatedTerminator() default implementation to TargetInstrInfoImpl...Evan Cheng2011-12-091-0/+13
* Add bundle aware API for querying instruction properties and switch the codeEvan Cheng2011-12-071-10/+15
* Make use of MachinePointerInfo::getFixedStack.Jay Foad2011-11-151-2/+1
* Permit remat of partial register defs when it is safe.Jakob Stoklund Olesen2011-09-011-5/+10
* Prevent remat of partial register redefinitions.Jakob Stoklund Olesen2011-09-011-0/+9
* Follow up to Jim's r138278. This fixes commuteInstruction so it handles two-a...Evan Cheng2011-08-221-10/+12
* Hoist hasLoadFromStackSlot and hasStoreToStackSlot.Jakob Stoklund Olesen2011-08-081-0/+36
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-281-12/+12
* Use TRI::has{Sub,Super}ClassEq() where possible.Jakob Stoklund Olesen2011-06-021-2/+1
* Permit remat when a virtual register has multiple defs.Jakob Stoklund Olesen2011-04-201-5/+0
* Convert -enable-sched-cycles and -enable-sched-hazard to -disableAndrew Trick2011-01-211-1/+12
* Sorry, several patches in one.Evan Cheng2011-01-201-2/+4
* Do not model all INLINEASM instructions as having unmodelled side effects.Evan Cheng2011-01-071-2/+7
* Various bits of framework needed for precise machine-level selectionAndrew Trick2010-12-241-2/+12
* Generalize PostRAHazardRecognizer so it can be used in any pass forAndrew Trick2010-12-081-3/+3
* force clients of MachineFunction::getMachineMemOperand to provide aChris Lattner2010-09-211-3/+3
* Teach if-converter to be more careful with predicating instructions that wouldEvan Cheng2010-09-101-1/+1
* remove the JIT "NeedsExactSize" feature and supporting logic.Chris Lattner2010-07-221-13/+0
* Don't add memory operands to storeRegToStackSlot / loadRegFromStackSlot results,Jakob Stoklund Olesen2010-07-131-38/+32
* Remove TargetInstrInfo::copyRegToReg entirely.Jakob Stoklund Olesen2010-07-111-17/+0
* Automatically fold COPY instructions into stack load/store.Jakob Stoklund Olesen2010-07-091-9/+75
* Change TII::foldMemoryOperand API to require the machine instruction to beJakob Stoklund Olesen2010-07-091-4/+11
* Add TargetInstrInfo::copyPhysReg hook and use it from LowerSubregs.Jakob Stoklund Olesen2010-07-081-0/+17
* Tail merging pass shall not break up IT blocks. rdar://8115404Evan Cheng2010-06-221-0/+2
* Allow ARM if-converter to be run after post allocation scheduling.Evan Cheng2010-06-181-0/+42
* - Do away with SimpleHazardRecognizer.h. It's not used and offers little value.Evan Cheng2010-06-141-0/+7
* Code formatting.Evan Cheng2010-06-121-5/+3
* Slightly change the meaning of the reMaterialize target hook when the originalJakob Stoklund Olesen2010-06-021-10/+2
* rename llvm::llvm_report_error -> llvm::report_fatal_errorChris Lattner2010-04-071-1/+1
generated by cgit v1.1 at 2025-01-13 16:13:13 +0000