aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMBaseInstrInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-14/+20
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-18/+33
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-39/+215
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-6/+32
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-34/+39
* Update to LLVM 3.5a.Stephen Hines2014-04-241-35/+57
* Merging r196588:Bill Wendling2013-12-081-7/+34
* Merging r196046:Bill Wendling2013-12-021-7/+18
* Merging r195401:Bill Wendling2013-12-021-1/+2
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-191-1/+1
* Revert r194865 and r194874.Alexey Samsonov2013-11-181-1/+1
* [weak vtables] Remove a bunch of weak vtablesJuergen Ributzka2013-11-151-1/+1
* Enable generating legacy IT block for AArch32Weiming Zhao2013-11-131-1/+1
* ARM: fold prologue/epilogue sp updates into push/pop for code sizeTim Northover2013-11-081-0/+97
* ARM: remove unnecessary state-tracking during frame lowering.Tim Northover2013-11-041-0/+8
* ARM: Thumb2 copy for GPRPair needs to use thumb instructions.Jim Grosbach2013-10-221-1/+1
* ARM: Clean up copyPhysReg() a bit.Jim Grosbach2013-10-221-27/+47
* ARM: optimizeSelect has to consider the previous register classMatthias Braun2013-10-041-4/+9
* [ARM] Warn on deprecated IT blocks in v8 AArch32 assembly.Amara Emerson2013-10-031-69/+2
* IfConverter: Use TargetSchedule for instruction latenciesArnold Schwaighofer2013-09-301-0/+18
* Fix spelling.Robert Wilhelm2013-09-141-1/+1
* [ARMv8] Prevent generation of deprecated IT blocks on ARMv8 in Thumb mode.Joey Gouly2013-09-091-4/+78
* Let t2LDRBi8 and t2LDRBi12 have same Base PointerRenato Golin2013-08-141-1/+14
* Refactor AnalyzeBranch on ARM. The previous version did not always analyzeLang Hames2013-07-191-88/+67
* Related to r181161 - Indirect branches may not be the last branch in a basicLang Hames2013-07-161-0/+7
* Fix ARM paired GPR COPY loweringJF Bastien2013-07-121-0/+3
* DebugInfo: remove target-specific Frame Index handling for DBG_VALUE MachineI...David Blaikie2013-06-161-10/+0
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-2/+1
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-071-2/+1
* ARMInstrInfo: Improve isSwiftFastImmShiftArnold Schwaighofer2013-06-051-0/+2
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-041-2/+0
* ARMInstrInfo: Improve isSwiftFastImmShiftArnold Schwaighofer2013-06-041-0/+2
* ARM AnalyzeBranch should conservatively return true when it sees a predicatedEvan Cheng2013-05-051-3/+9
* ARM: Use ldrd/strd to spill 64-bit pairs when available.Tim Northover2013-04-211-17/+38
* ARM: don't add FrameIndex offset for LDMIA (has no immediate)Tim Northover2013-04-201-1/+1
* ARM scheduler model: Swift has varying latencies, uops for simple ALU opsArnold Schwaighofer2013-04-051-0/+12
* Enabling the generation of dependency breakers for partial updates on Cortex-...Silviu Baranga2013-03-271-7/+5
* Adding an A15 specific optimization pass for interactions between S/D/Q regis...Silviu Baranga2013-03-151-1/+1
* Radar numbers don't belong in source code.Evan Cheng2013-02-211-2/+0
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-021-3/+3
* Remove the Function::getFnAttributes method in favor of using the AttributeSetBill Wendling2012-12-301-2/+3
* MachineInstrBuilderize ARM.Jakob Stoklund Olesen2012-12-201-3/+4
* Remove the explicit MachineInstrBuilder(MI) constructor.Jakob Stoklund Olesen2012-12-191-3/+4
* Rename the 'Attributes' class to 'Attribute'. It's going to represent a singl...Bill Wendling2012-12-191-1/+1
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-4/+4
* Remove all references to TargetInstrInfoImpl.Jakob Stoklund Olesen2012-11-281-5/+5
* misched: Target-independent support for load/store clustering.Andrew Trick2012-11-121-0/+6
* Add GPRPair Register class to ARM.Jakob Stoklund Olesen2012-10-261-0/+19
* misched: Use the TargetSchedModel interface wherever possible.Andrew Trick2012-10-101-12/+0
* whitespaceAndrew Trick2012-10-101-3/+3
generated by cgit v1.1 at 2024-05-27 04:54:07 +0000