aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMBaseRegisterInfo.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r235153Pirama Arumuga Nainar2015-05-181-6/+15
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-50/+33
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-23/+15
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-23/+83
* Update LLVM for rebase to r212749.Stephen Hines2014-07-211-3/+6
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-7/+11
* Update to LLVM 3.5a.Stephen Hines2014-04-241-5/+8
* Remove getEHExceptionRegister and getEHHandlerRegister.Rafael Espindola2013-10-071-8/+0
* ARM: support interrupt attributeTim Northover2013-10-011-11/+25
* Use function attributes to indicate that we don't want to realign the stack.Bill Wendling2013-08-011-1/+1
* Have ARMBaseRegisterInfo::getCallPreservedMask return the 'correct' mask for ...Stephen Lin2013-07-031-4/+13
* Clarify and doxygen-ify commentsStephen Lin2013-06-261-8/+12
* ARM: Proactively ensure that the LowerCallResult hack for 'this'-returns is n...Stephen Lin2013-06-261-0/+3
* Minor formatting fix to ARMBaseRegisterInfo::getCalleeSavedRegsStephen Lin2013-06-261-7/+5
* Debug Info: Simplify Frame Index handling in DBG_VALUE Machine InstructionsDavid Blaikie2013-06-161-6/+1
* Don't cache the instruction and register info from the TargetMachine, becauseBill Wendling2013-06-071-5/+10
* The purpose of the patch is to fix the syntax of ARM mrc and mrc2 instruction...Mihai Popa2013-05-131-0/+1
* Add CodeGen support for functions that always return arguments via a new para...Stephen Lin2013-04-201-0/+6
* Allow the register scavenger to spill multiple registersHal Finkel2013-03-221-1/+1
* Move the eliminateCallFramePseudoInstr method from TargetRegisterInfoEli Bendersky2013-02-211-58/+0
* ARM: Allocation hints must make sure to be in the alloc order.Jim Grosbach2013-02-191-1/+2
* [PEI] Pass the frame index operand number to the eliminateFrameIndex function.Chad Rosier2013-01-311-15/+9
* Move all of the header files which are involved in modelling the LLVM IRChandler Carruth2013-01-021-4/+4
* Remove the Function::getFnAttributes method in favor of using the AttributeSetBill Wendling2012-12-301-1/+2
* MC: Add MCInstrDesc::mayAffectControlFlow() method.Jim Grosbach2012-12-191-1/+1
* Rename the 'Attributes' class to 'Attribute'. It's going to represent a singl...Bill Wendling2012-12-191-1/+1
* Trim unneeded header #include.Jim Grosbach2012-12-111-1/+0
* ARM: Remove old testing option.Jim Grosbach2012-12-111-5/+1
* ARM: Remove old testing options.Jim Grosbach2012-12-111-13/+0
* Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.Jakob Stoklund Olesen2012-12-041-258/+0
* Implement ARMBaseRegisterInfo::getRegAllocationHints().Jakob Stoklund Olesen2012-12-031-0/+59
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-7/+7
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-061-0/+5
* Remove ARMBaseRegisterInfo::isReservedReg().Jakob Stoklund Olesen2012-10-261-37/+8
* Add GPRPair Register class to ARM.Jakob Stoklund Olesen2012-10-261-0/+12
* Remove the canCombineSubRegIndices() target hook.Jakob Stoklund Olesen2012-10-261-116/+0
* Create enums for the different attributes.Bill Wendling2012-10-091-2/+3
* Remove the `hasFnAttr' method from Function.Bill Wendling2012-09-261-1/+1
* This patch introduces A15 as a target in LLVM.Silviu Baranga2012-09-131-1/+1
* Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...Jakob Stoklund Olesen2012-08-281-7/+3
* Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.Jakob Stoklund Olesen2012-08-271-3/+7
* Add support for the ARM GHC calling convention, this patch was in 3.0,Eric Christopher2012-08-031-0/+12
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-071-2/+4
* Implement a bastardized ABI.Evan Cheng2012-04-271-2/+4
* This patch fixes a problem which arose when using the Post-RA schedulerPreston Gurd2012-04-231-0/+5
* Convert more uses of XXXRegisterClass to &XXXRegClass. No functional change s...Craig Topper2012-04-201-3/+3
* Replace uses of ARMBaseInstrInfo and ARMTargetMachine with the Base versions.Craig Topper2012-03-251-1/+0
* remove unused variableMatt Beaumont-Gay2012-03-201-1/+0
* Require a base pointer for stack realignment when SP may vary dynamically.Bob Wilson2012-03-201-2/+3
* Remove some redundant checks.Bob Wilson2012-03-201-2/+1
generated by cgit v1.1 at 2024-05-10 19:03:40 +0000