aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* ARM: Add a pack pattern for matching arithmetic shift rightArnold Schwaighofer2013-07-051-0/+3
* ARM: Fix incorrect pack patternArnold Schwaighofer2013-07-051-2/+4
* Add a V8FP instruction 'vcvt{b,t}' to convert between half and double precision.Joey Gouly2013-07-041-0/+2
* This corrects the implementation of Thumb ADR instruction. There are three i...Mihai Popa2013-07-031-1/+1
* ARM: Fix pseudo-instructions for SRS (Store Return State).Tilmann Scheller2013-06-281-4/+4
* Add a subtarget feature 'v8' to the ARM backend.Joey Gouly2013-06-261-0/+2
* ARM: fix more cases where predication may or may not be allowedTim Northover2013-06-261-2/+3
* This reverts r155000.Joey Gouly2013-06-201-6/+1
* Access the TargetLoweringInfo from the TargetMachine object instead of cachin...Bill Wendling2013-06-191-2/+2
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-101-1/+11
* ARM: fix CPS decoding when ambiguous with QADDAmaury de la Vieuville2013-06-081-0/+2
* ARM sched model: Add branch instructionsArnold Schwaighofer2013-06-061-27/+35
* ARM sched model: Add preload instructionsArnold Schwaighofer2013-06-061-2/+4
* Cache the TargetLowering info object as a pointer.Bill Wendling2013-06-061-2/+2
* ARM sched model: Add more ALU and CMP instructionsArnold Schwaighofer2013-06-051-37/+49
* This is a simple patch that changes RRX and RRXS to accept all registers as o...Mihai Popa2013-06-051-1/+1
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-041-88/+66
* ARM sched model: Add branch instructionsArnold Schwaighofer2013-06-041-27/+35
* ARM sched model: Add preload instructionsArnold Schwaighofer2013-06-041-2/+4
* ARM sched model: Add more ALU and CMP instructionsArnold Schwaighofer2013-06-041-37/+49
* The purpose of the patch is to fix the syntax of ARM mrc and mrc2 instruction...Mihai Popa2013-05-131-5/+5
* s tightens up the encoding description for ARM post-indexed ldr instructions....Mihai Popa2013-04-301-0/+1
* ARM: Fix encoding of hint instruction for Thumb.Quentin Colombet2013-04-261-1/+5
* Fix treatment of ARM unallocated hint instructions.Quentin Colombet2013-04-171-4/+11
* ARM: Correct printing of pre-indexed operands.Quentin Colombet2013-04-121-16/+40
* ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.Tim Northover2013-04-101-1/+4
* ARM scheduler model: Add scheduler info to more instructions and resourceArnold Schwaighofer2013-04-051-20/+40
* ARM Scheduler Model: Add resources instructions, map resources in subtargetsArnold Schwaighofer2013-04-011-15/+30
* Revert ARM Scheduler Model: Add resources instructions, map resourcesArnold Schwaighofer2013-03-261-30/+15
* ARM Scheduler Model: Add resources instructions, map resources in subtargetsArnold Schwaighofer2013-03-261-15/+30
* ARM: Convenience aliases for 'srs*' instructions.Jim Grosbach2013-02-231-0/+12
* Move MRI liveouts to ARM return instructions.Jakob Stoklund Olesen2013-02-051-1/+1
* Add a special ARM trap encoding for NaCl.Eli Bendersky2013-01-301-2/+26
* Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.Silviu Baranga2012-11-291-0/+12
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-161-4/+6
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-061-13/+5
* Fix a miscompilation caused by a typo. When turning a adde with negative valueEvan Cheng2012-10-241-6/+6
* Add LLVM support for Swift.Bob Wilson2012-09-291-19/+49
* MOVi16 (movw) is only legal on cpus with V6T2 support. rdar://12300648Evan Cheng2012-09-181-2/+4
* Remove predicated pseudo-instructions.Jakob Stoklund Olesen2012-09-051-42/+0
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-09-041-11/+35
* Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...Jakob Stoklund Olesen2012-08-281-36/+5
* Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.Jakob Stoklund Olesen2012-08-271-5/+36
* Explicitly mark LEApcrel pseudos with hasSideEffects.Jakob Stoklund Olesen2012-08-241-0/+3
* Add missing SDNPSideEffect flags.Jakob Stoklund Olesen2012-08-241-6/+9
* Fix undefined behavior (negation of INT_MIN) in ARM backend.Richard Smith2012-08-241-1/+1
* Add ADD and SUB to the predicable ARM instructions.Jakob Stoklund Olesen2012-08-161-0/+4
* Handle ARM MOVCC optimization in PeepholeOptimizer.Jakob Stoklund Olesen2012-08-161-1/+1
* Fold predicable instructions into MOVCC / t2MOVCC.Jakob Stoklund Olesen2012-08-151-1/+1
* Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...Evan Cheng2012-08-151-0/+3
generated by cgit v1.1 at 2025-02-03 14:58:31 +0000