aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Simplify predicate CarryDefIsUsed.Evan Cheng2009-06-261-1/+1
* Mark a bunch of instructions commutable.Evan Cheng2009-06-261-18/+33
* Select ADC, SBC, and RSC instead of the ADCS, SBCS, and RSCS when the carry b...Evan Cheng2009-06-251-18/+53
* ISD::ADDE / ISD::SUBE updates the carry bit so they should isle to ADCS and S...Evan Cheng2009-06-251-29/+29
* 80 col violation.Evan Cheng2009-06-241-1/+2
* Initial Thumb2 support. Majority of the work is done by David Goodwin. There areEvan Cheng2009-06-231-0/+1
* Minor reorg.Evan Cheng2009-06-231-17/+18
* Add support for ARM's Advanced SIMD (NEON) instruction set.Bob Wilson2009-06-221-0/+10
* Add explicit types for shift count constants. This is in preparation forBob Wilson2009-06-221-36/+43
* For Darwin on ARMv6 and newer, make register r9 available for use as aBob Wilson2009-06-221-5/+40
* Latency information for ARM v6. It's rough and not yet hooked up. Right now ...Evan Cheng2009-06-191-2/+2
* Initial support for some Thumb2 instructions.Anton Korobeynikov2009-06-171-0/+6
* Rename methods for the sake of consistency.Anton Korobeynikov2009-06-151-6/+6
* Part 1.Evan Cheng2009-06-151-6/+4
* Mark some pattern-less instructions as neverHasSideEffects.Evan Cheng2009-06-121-1/+4
* Add placeholder for thumb2 stuffAnton Korobeynikov2009-05-291-5/+6
* Update the names of the exception handling sjlj instrinsics toJim Grosbach2009-05-141-9/+11
* Add support for GCC compatible builtin setjmp and longjmp intrinsics. This isJim Grosbach2009-05-121-0/+23
* A few more isAsCheapAsAMove.Evan Cheng2009-02-051-2/+2
* Rename isSimpleLoad to canFoldAsLoad, to better reflect its meaning.Dan Gohman2008-12-031-3/+3
* Fix MOVrx, MOVsrl_flag, and MOVsra_flag encodings.Evan Cheng2008-11-141-3/+3
* Fix pre- and post-indexed load / store encoding bugs.Evan Cheng2008-11-131-28/+28
* Consolidate formats; fix FCMPED etc. encodings.Evan Cheng2008-11-121-30/+30
* Jump table JIT support. Work in progress.Evan Cheng2008-11-071-14/+26
* Encode misc arithmetic instructions.Evan Cheng2008-11-071-14/+36
* Encode extend instructions; more clean up.Evan Cheng2008-11-061-27/+38
* - Improve naming consistency: Branch -> BrFrm, BranchMisc -> BrMiscFrm.Evan Cheng2008-11-061-20/+20
* Remove opcode from instruction TS flags; add MOVCC support; fix addrmode3 enc...Evan Cheng2008-11-061-81/+86
* Handle smul<x><y>, smulw<y>, smla<x><y>, smlaw<y>.Evan Cheng2008-11-061-26/+60
* Fix so_imm encoding bug; add support for MOVi2pieces.Evan Cheng2008-11-061-2/+2
* Fix encoding of multiple instructions with 3 src operands; also handle smmul,...Evan Cheng2008-11-061-22/+31
* Encode pic load / store instructions; fix some encoding bugs.Evan Cheng2008-11-051-15/+10
* Restructure ARM code emitter to use instruction formats instead of addressing...Evan Cheng2008-11-051-85/+87
* Add binary encoding support for multiply instructions. Some blanks left to fi...Jim Grosbach2008-11-031-21/+29
* Forgot this in last commit.Evan Cheng2008-10-311-1/+1
* Update ARM Insn encoding to get endian-ness to match the documentation (31-0 ...Jim Grosbach2008-10-141-38/+38
* Change CALLSEQ_BEGIN and CALLSEQ_END to take TargetConstant's asChris Lattner2008-10-111-2/+2
* Unconditional branch instruction encoding fix. Needs to use ABI, not AXI, to ...Jim Grosbach2008-10-071-1/+1
* Fix Opcode values of CMP and CMNJim Grosbach2008-10-071-4/+4
* Fix addrmode1 instruction encodings; fix bx_ret encoding.Evan Cheng2008-09-171-28/+47
* Revert 56176. All those instruction formats are still needed.Evan Cheng2008-09-131-31/+31
* Eliminate unnecessary instruction formats.Evan Cheng2008-09-121-31/+31
* Rename ConstantSDNode::getValue to getZExtValue, for consistencyDan Gohman2008-09-121-15/+18
* Control flow instruction encodings.Evan Cheng2008-09-011-5/+5
* ldm / stm instruction encodings.Evan Cheng2008-09-011-3/+3
* AXI2 and AXI3 instruction encodings.Evan Cheng2008-09-011-10/+10
* addrmode3 instruction encodings.Evan Cheng2008-09-011-14/+14
* Rest of addrmode2 instruction encodings.Evan Cheng2008-09-011-10/+10
* Addr2 word / byte load encodings.Evan Cheng2008-08-311-3/+3
* MVN is addrmode1.Evan Cheng2008-08-291-7/+7