aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/ARMInstrInfo.td
Commit message (Expand)AuthorAgeFilesLines
* Remove hard coded registers in ARM ldrexd and strexd instructionsWeiming Zhao2012-11-161-4/+6
* Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering allChad Rosier2012-11-061-13/+5
* Fix a miscompilation caused by a typo. When turning a adde with negative valueEvan Cheng2012-10-241-6/+6
* Add LLVM support for Swift.Bob Wilson2012-09-291-19/+49
* MOVi16 (movw) is only legal on cpus with V6T2 support. rdar://12300648Evan Cheng2012-09-181-2/+4
* Remove predicated pseudo-instructions.Jakob Stoklund Olesen2012-09-051-42/+0
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-09-041-11/+35
* Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...Jakob Stoklund Olesen2012-08-281-36/+5
* Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.Jakob Stoklund Olesen2012-08-271-5/+36
* Explicitly mark LEApcrel pseudos with hasSideEffects.Jakob Stoklund Olesen2012-08-241-0/+3
* Add missing SDNPSideEffect flags.Jakob Stoklund Olesen2012-08-241-6/+9
* Fix undefined behavior (negation of INT_MIN) in ARM backend.Richard Smith2012-08-241-1/+1
* Add ADD and SUB to the predicable ARM instructions.Jakob Stoklund Olesen2012-08-161-0/+4
* Handle ARM MOVCC optimization in PeepholeOptimizer.Jakob Stoklund Olesen2012-08-161-1/+1
* Fold predicable instructions into MOVCC / t2MOVCC.Jakob Stoklund Olesen2012-08-151-1/+1
* Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...Evan Cheng2012-08-151-0/+3
* Add missing Rfalse operand to the predicated pseudo-instructions.Jakob Stoklund Olesen2012-08-151-8/+12
* Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARMArnold Schwaighofer2012-08-121-35/+11
* Patch to implement UMLAL/SMLAL instructions for the ARM architectureArnold Schwaighofer2012-08-091-11/+35
* ARM: Tidy up. Remove unused template parameters.Jim Grosbach2012-08-021-20/+16
* Fix #13241, a bug around shift immediate operand for ARM instruction ADR.Jiangning Liu2012-08-021-0/+3
* ARM: Remove redundant instalias.Jim Grosbach2012-08-011-3/+0
* Clean up formatting.Jim Grosbach2012-08-011-5/+2
* Remove variable_ops from ARM call instructions.Jakob Stoklund Olesen2012-07-131-14/+11
* (sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng2012-06-231-4/+14
* ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach2012-06-221-1/+4
* Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames2012-06-221-1/+2
* Add DAG-combines for aggressive FMA formation.Lang Hames2012-06-191-1/+1
* ARM: Define generic HINT instruction.Jim Grosbach2012-06-181-34/+11
* Re-enable the CMN instruction.Bill Wendling2012-06-111-54/+83
* Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer2012-06-021-2/+2
* ARM: properly handle alignment for struct byval.Manman Ren2012-06-011-4/+4
* ARM: support struct byval in llvmManman Ren2012-06-011-0/+14
* Remove incorrect pattern for ARM SMML instruction.Tim Northover2012-05-171-2/+1
* Added the missing bit definition for the 4th bit of the STR (post reg) instru...Silviu Baranga2012-05-111-0/+3
* ARM: improved assembler diagnostics for missing CPU features.Jim Grosbach2012-04-241-20/+26
* Tidy up. 80 columns, whitespace, et. al.Jim Grosbach2012-04-231-31/+37
* ARM let TableGen handle a few two-operand aliases.Jim Grosbach2012-04-191-121/+9
* Added support for disassembling unpredictable swp/swpb ARM instructions.Silviu Baranga2012-04-181-2/+2
* Fix the bahavior of the disassembler when decoding unpredictable mrs instruct...Silviu Baranga2012-04-181-5/+15
* Added support for unpredictable mcrr/mcrr2/mrrc/mrrc2 ARM instruction in the ...Silviu Baranga2012-04-181-4/+6
* Fixed decoding for the ARM cdp2 instruction. The restriction on the coprocess...Silviu Baranga2012-04-181-1/+6
* Add suport for unpredicatble cases of the cmp, tst, teq and cmnz ARM instruct...Silviu Baranga2012-04-181-2/+10
* Typo.Chad Rosier2012-04-171-1/+1
* On Darwin targets, only use vfma etc. if the source use fma() intrinsic expli...Evan Cheng2012-04-131-2/+5
* Clean up ARM fused multiply + add/sub support some more: rename some iselEvan Cheng2012-04-111-6/+4
* Fix a number of problems with ARM fused multiply add/subtract instructions.Evan Cheng2012-04-111-2/+5
* ARMPat is equivalent to Requires<[IsARM]>.Jakob Stoklund Olesen2012-04-061-3/+2
* Eliminate iOS-specific tail call instructions.Jakob Stoklund Olesen2012-04-061-54/+17
* Deduplicate ARM call-related instructions.Jakob Stoklund Olesen2012-04-061-63/+9