aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master LLVM for rebase to r235153Pirama Arumuga Nainar2015-05-181-2/+54
* Update aosp/master LLVM for rebase to r230699.Stephen Hines2015-03-231-13/+24
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-146/+263
* Update LLVM for 3.5 rebase (r209712).Stephen Hines2014-05-291-10/+14
* Update to LLVM 3.5a.Stephen Hines2014-04-241-12/+12
* [ARM] Handling for coprocessor instructions that are undefined starting from ...Artyom Skrobov2013-11-081-0/+10
* [ARM] NEON instructions were erroneously decoded from certain invalid encodingsArtyom Skrobov2013-10-301-20/+20
* ARM: provide diagnostics on more writeback LDM/STM instructionsTim Northover2013-10-221-14/+16
* [ARM] Remove an unused function from the disassembler.Joey Gouly2013-10-011-11/+0
* [ARMv8] Add support for the v8 cryptography extensions.Amara Emerson2013-09-191-0/+20
* This corrects creation of operands for t2PLDW. It also removes the definition...Mihai Popa2013-08-061-0/+2
* [ARMv8] Add support for the NEON instructions vmaxnm/vminnm.Joey Gouly2013-07-171-0/+18
* Remove an unneeded call to 'UpdateThumbVFPPredicate', spotted by Amaury.Joey Gouly2013-07-041-1/+0
* Add support for MC assembling and disassembling of vsel{ge, gt, eq, vs} instr...Joey Gouly2013-07-041-0/+15
* ARM: check predicate bits for thumb instructionsAmaury de la Vieuville2013-06-241-13/+17
* ARM: rGPR is meant to be unpredictable, not undefinedAmaury de la Vieuville2013-06-241-2/+5
* ARM: fix IT decodingAmaury de la Vieuville2013-06-241-4/+2
* ARM: enable decoding of pc-relative PLD/PLIAmaury de la Vieuville2013-06-241-36/+115
* ARM: fix thumb literal loads decodingAmaury de la Vieuville2013-06-181-18/+205
* ARM: thumb stores cannot use PC as dest registerAmaury de la Vieuville2013-06-181-0/+37
* ARM: fix B decodingAmaury de la Vieuville2013-06-131-1/+1
* ARM: Enforce decoding rules for VLDn instructionsAmaury de la Vieuville2013-06-111-28/+36
* ARM: Fix STREX/LDREX reecodingAmaury de la Vieuville2013-06-111-10/+28
* ARM: ISB cannot be passed the same options as DMBAmaury de la Vieuville2013-06-101-0/+11
* ARM: fix VMOVvnf32 decoding when ambiguous with VCVTAmaury de la Vieuville2013-06-081-0/+4
* ARM: enforce SRS decoding constraintsAmaury de la Vieuville2013-06-081-1/+7
* ARM: fix CPS decoding when ambiguous with QADDAmaury de la Vieuville2013-06-081-0/+32
* ARM: fix VCVT decodingAmaury de la Vieuville2013-06-081-2/+2
* ARM: add fstmx and fldmx instructions for assemblyTim Northover2013-05-311-2/+15
* Replace Count{Leading,Trailing}Zeros_{32,64} with count{Leading,Trailing}Zeros.Michael J. Spencer2013-05-241-1/+1
* Remove the Copied parameter from MemoryObject::readBytes.Benjamin Kramer2013-05-241-3/+3
* Add MCSymbolizer for symbolic/annotated disassembly.Ahmed Bougacha2013-05-241-107/+4
* VSTn instructions have a number of encoding constraints which are not impleme...Mihai Popa2013-05-201-0/+51
* Q registers are encoded in fields of the same length as D registers. As Q reg...Mihai Popa2013-05-201-1/+1
* Replace some bit operations with simpler ones. No functionality change.Benjamin Kramer2013-05-191-1/+1
* The purpose of the patch is to fix the syntax of ARM mrc and mrc2 instruction...Mihai Popa2013-05-131-0/+18
* ARM: Fix encoding of hint instruction for Thumb.Quentin Colombet2013-04-261-4/+6
* ARM: Permit "sp" in ARM variant of STREXD instructionsTim Northover2013-04-191-1/+1
* ARM: permit "sp" in ARM variants of MOVW/MOVT instructionsTim Northover2013-04-191-2/+3
* Fix treatment of ARM unallocated hint instructions.Quentin Colombet2013-04-171-0/+11
* Fix issue with disassembler decoding CBZ/CBNZ immediates as negatives when th...Gordon Keiser2013-03-281-2/+2
* Patch by Gordon Keiser!Joe Abbey2013-03-261-1/+1
* Remove edis - the enhanced disassembler. Fixes PR14654.Roman Divacky2012-12-191-16/+0
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-6/+6
* Fixed the arm disassembly of invalid BFI instructions to not build a bad MCInstKevin Enderby2012-11-291-1/+7
* Fix ARM's b.w instruction for thumb 2 and the encoding T4. The branch targetKevin Enderby2012-10-291-9/+21
* Fix a bug where a 32-bit address with the high bit does not get symbolicatedKevin Enderby2012-10-181-2/+3
* Fix the handling of edge cases in ARM shifted operands.Tim Northover2012-09-221-0/+5
* Diagnose invalid alignments on duplicating VLDn instructions.Tim Northover2012-09-061-0/+4
* Check for invalid alignment values when decoding VLDn/VSTn (single ln) instru...Tim Northover2012-09-061-8/+38
generated by cgit v1.1 at 2024-05-10 00:58:55 +0000