aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/InstPrinter/ARMInstPrinter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Thumb parsing and encoding support for NOP.Jim Grosbach2011-08-191-0/+7
* Thumb assembly parsing and encoding for LDM instruction.Jim Grosbach2011-08-181-2/+2
* Remove extraneous newline from operand print method. PR10569.Jim Grosbach2011-08-171-3/+3
* ARM clean up the imm_sr operand class representation.Jim Grosbach2011-08-171-1/+7
* Correct immediate range for shifter operands. Patch by James Molloy, with ad...Owen Anderson2011-08-111-3/+13
* ARM push of a single register encodes as pre-indexed STR.Jim Grosbach2011-08-111-0/+7
* ARM pop of a single register encodes as post-indexed LDR.Jim Grosbach2011-08-111-0/+8
* ARM simplify the postidx_reg operand encoding.Jim Grosbach2011-08-051-2/+1
* ARM use a dedicated printer for postidx_reg operands.Jim Grosbach2011-08-051-0/+9
* LDCL_POST and STCL_POST need one's-complement offsets, rather than two's comp...Owen Anderson2011-08-041-0/+9
* ARM refactoring assembly parsing of memory address operands.Jim Grosbach2011-08-031-3/+11
* ARM rot_imm printing adjustment.Jim Grosbach2011-07-261-1/+1
* ARM cleanup of rot_imm encoding.Jim Grosbach2011-07-261-0/+14
* ARM assembly parsing and encoding for SSAT16 instruction.Jim Grosbach2011-07-251-2/+2
* ARM assembly parsing and encoding for SSAT instruction.Jim Grosbach2011-07-251-14/+6
* Sink ARM mc routines into MCTargetDesc.Evan Cheng2011-07-231-1/+1
* ARM SSAT instruction 5-bit immediate handling.Jim Grosbach2011-07-221-0/+6
* Get rid of the extraneous GPR operand on so_reg_imm operands, which in turn n...Owen Anderson2011-07-211-17/+42
* Sink ARMMCExpr and ARMAddressingModes into MC layer. First step to separate A...Evan Cheng2011-07-201-1/+1
* ARM PKH shift ammount operand printing tweaks.Jim Grosbach2011-07-201-0/+19
* Tweak ARM assembly parsing and printing of MSR instruction.Jim Grosbach2011-07-191-2/+15
* Revamp our handling of tLDMIA[_UPD] and tSTMIA[_UPD] to avoid having multiple...Owen Anderson2011-07-181-0/+23
* Flesh out ARM Parser support for shifted-register operands.Jim Grosbach2011-07-131-0/+2
* Simplify printing of ARM shifted immediates.Jim Grosbach2011-07-111-32/+0
* Don't hardcode the %reg format in the streamer.Rafael Espindola2011-06-021-2/+2
* Constants with multiple encodings (ARM):Johnny Chen2011-04-051-2/+3
* - Implement asm parsing support for LDRSBT, LDRHT, LDRSHT and STRHTBruno Cardoso Lopes2011-04-041-5/+45
* Apply again changes to support ARM memory asm parsing. I removedBruno Cardoso Lopes2011-03-311-8/+46
* Revert r128632 again, until I figure out what break the testsBruno Cardoso Lopes2011-03-311-46/+8
* Reapply r128585 without generating a lib depedency cycle. An updated log:Bruno Cardoso Lopes2011-03-311-8/+46
* Revert "- Implement asm parsing support for LDRT, LDRBT, STRT, STRBT and"Matt Beaumont-Gay2011-03-311-49/+8
* - Implement asm parsing support for LDRT, LDRBT, STRT, STRBT andBruno Cardoso Lopes2011-03-301-8/+49
* Add asm parsing support w/ testcases for strex/ldrex family of instructionsBruno Cardoso Lopes2011-03-241-0/+6
* Remove some dead patterns.Jim Grosbach2011-03-141-10/+0
* Preliminary support for ARM frame save directives emission via MI flags.Anton Korobeynikov2011-03-051-0/+3
* Add assembly parsing support for "msr" and also fix its encoding. Also addBruno Cardoso Lopes2011-02-181-1/+8
* Fix encoding and add parsing support for the arm/thumb CPS instruction:Bruno Cardoso Lopes2011-02-141-20/+12
* Revert both r121082 (which broke a bunch of constant pool stuff) and r125074 ...Owen Anderson2011-02-081-3/+0
* Add support for printing out floating point values from the ARM assemblyBill Wendling2011-01-261-2/+27
* Revert 124230. It was causing test failures.Bill Wendling2011-01-251-4/+2
* The floating point value is encoded in its binary form as an Imm. Convert itBill Wendling2011-01-251-2/+4
* Add support to the ARM MC infrastructure to support mcr and friends. This req...Owen Anderson2011-01-131-0/+10
* The tLDR et al instructions were emitting either a reg/reg or reg/immBill Wendling2010-12-141-25/+29
* Second attempt at converting Thumb2's LDRpci, including updating the gazillio...Owen Anderson2010-12-071-0/+3
* When using the 'push' mnemonic for Thumb2 stmdb, be explicit when it's theJim Grosbach2010-12-031-0/+4
* Pseudo-ize Thumb2 jump tables with explicit MC lowering to the rawJim Grosbach2010-11-291-8/+0
* Rename t2 TBB and TBH instructions to reference that they encode the jump tableJim Grosbach2010-11-291-1/+1
* Encode the multi-load/store instructions with their respective modes ('ia',Bill Wendling2010-11-161-36/+24
* Minor cleanups:Bill Wendling2010-11-131-6/+8
* For pre-v6t2 targets, only select MOVi32imm if the immediate can be handled w...Evan Cheng2010-11-121-8/+0