aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/Thumb1InstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* RISC architectures get their memory operand folding for free.Jakob Stoklund Olesen2010-07-111-14/+0
* Replace copyRegToReg with copyPhysReg for ARM.Jakob Stoklund Olesen2010-07-111-6/+4
* Implement @llvm.returnaddress. rdar://8015977.Evan Cheng2010-05-221-2/+4
* Add a DebugLoc argument to TargetInstrInfo::copyRegToReg, so that itDan Gohman2010-05-061-1/+2
* Add argument TargetRegisterInfo to loadRegFromStackSlot and storeRegToStackSlot.Evan Cheng2010-05-061-2/+4
* Remove the target hook TargetInstrInfo::BlockHasNoFallThrough in favor ofDan Gohman2009-12-051-3/+0
* Refactor code.Evan Cheng2009-11-081-4/+0
* 80-column cleanup of file header commentsJim Grosbach2009-11-071-1/+1
* - Add pseudo instructions tLDRpci_pic and t2LDRpci_pic which does a pc-relativeEvan Cheng2009-11-061-0/+4
* Whitespace cleanup. Remove trailing whitespace.Jim Grosbach2009-08-111-1/+1
* - More refactoring. This gets rid of all of the getOpcode calls.Evan Cheng2009-07-281-3/+0
* Merge isLoadFromStackSlot into one since it behaves the same regardless of su...Evan Cheng2009-07-271-5/+0
* Just use a single isMoveInstr to catch all the cases.Evan Cheng2009-07-271-3/+0
* Remove unused member functions.Eli Friedman2009-07-241-10/+0
* Correctly handle the Thumb-2 imm8 addrmode. Specialize frame index eliminatio...David Goodwin2009-07-241-7/+0
* Fix frame index elimination to correctly handle thumb-2 addressing modes that...David Goodwin2009-07-231-0/+7
* Checkpoint Thumb2 Instr info work. Generalized base code so that it can be sh...David Goodwin2009-07-081-0/+10
* Checkpoint refactoring of ThumbInstrInfo and ThumbRegisterInfo into Thumb1Ins...David Goodwin2009-07-021-0/+93
generated by cgit v1.1 at 2024-09-10 16:41:26 +0000