aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM/Thumb2InstrInfo.h
Commit message (Expand)AuthorAgeFilesLines
* Update aosp/master llvm for rebase to r233350Pirama Arumuga Nainar2015-04-091-3/+3
* Update aosp/master LLVM for rebase to r222494.Stephen Hines2014-12-021-3/+7
* Update to LLVM 3.5a.Stephen Hines2014-04-241-9/+8
* Remove the TII::scheduleTwoAddrSource() hook.Jakob Stoklund Olesen2012-08-131-5/+0
* Replace uses of ARMBaseInstrInfo and ARMTargetMachine with the Base versions.Craig Topper2012-03-251-2/+1
* Reorder includes to match coding standards. Fix an issue or two exposed by that.Craig Topper2012-03-171-1/+1
* ARM implement TargetInstrInfo::getNoopForMachoTarget()Jim Grosbach2012-02-281-0/+3
* Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430,...Jia Liu2012-02-181-1/+1
* Making use of VFP / NEON floating point multiply-accumulate / subtraction isEvan Cheng2010-12-051-3/+0
* Two sets of changes. Sorry they are intermingled.Evan Cheng2010-11-031-6/+0
* Thread the determination of branch prediction hit rates back through the if-c...Owen Anderson2010-10-011-2/+2
* Provide an option to restore old-style if-conversion heuristics for Thumb2.Owen Anderson2010-10-011-0/+6
* Part one of switching to using a more sane heuristic for determining if-conve...Owen Anderson2010-09-281-5/+0
* Teach if-converter to be more careful with predicating instructions that wouldEvan Cheng2010-09-101-1/+1
* Replace copyRegToReg with copyPhysReg for ARM.Jakob Stoklund Olesen2010-07-111-6/+4
* Change if-conversion block size limit checks to add some flexibility.Evan Cheng2010-06-251-0/+5
* Tail merging pass shall not break up IT blocks. rdar://8115404Evan Cheng2010-06-221-0/+10
* Allow ARM if-converter to be run after post allocation scheduling.Evan Cheng2010-06-181-1/+8
* Allow target to place 2-address pass inserted copies in better spots. Thumb2 ...Evan Cheng2010-06-091-0/+5
* Add a DebugLoc argument to TargetInstrInfo::copyRegToReg, so that itDan Gohman2010-05-061-1/+2
* Add argument TargetRegisterInfo to loadRegFromStackSlot and storeRegToStackSlot.Evan Cheng2010-05-061-2/+4
* Remove the target hook TargetInstrInfo::BlockHasNoFallThrough in favor ofDan Gohman2009-12-051-3/+0
* Refactor code.Evan Cheng2009-11-081-4/+0
* 80-column cleanup of file header commentsJim Grosbach2009-11-071-1/+1
* Refactor code. Fix a potential missing check. Teach isIdentical() about tLDRp...Evan Cheng2009-11-071-4/+0
* - Add TargetInstrInfo::isIdentical(). It's similar to MachineInstr::isIdenticalEvan Cheng2009-11-071-0/+4
* 80-columnsJim Grosbach2009-11-071-1/+1
* - Add pseudo instructions tLDRpci_pic and t2LDRpci_pic which does a pc-relativeEvan Cheng2009-11-061-0/+4
* - More refactoring. This gets rid of all of the getOpcode calls.Evan Cheng2009-07-281-3/+0
* Use t2LDRi12 and t2STRi12 to load / store to / from stack frames. Eliminate m...Evan Cheng2009-07-271-0/+10
* Correctly handle the Thumb-2 imm8 addrmode. Specialize frame index eliminatio...David Goodwin2009-07-241-7/+0
* Fix frame index elimination to correctly handle thumb-2 addressing modes that...David Goodwin2009-07-231-0/+7
* Emit cross regclass register moves for thumb2.Anton Korobeynikov2009-07-161-0/+6
* Use common code for both ARM and Thumb-2 instruction and register info.David Goodwin2009-07-081-61/+0
* Checkpoint Thumb2 Instr info work. Generalized base code so that it can be sh...David Goodwin2009-07-081-6/+22
* Checkpoint refactoring of ThumbInstrInfo and ThumbRegisterInfo into Thumb1Ins...David Goodwin2009-07-021-0/+93
generated by cgit v1.1 at 2024-05-26 14:37:07 +0000