aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
* Remove (somewhat confusing) Imp<> helper, use let Defs = [], Uses = [] instead.Evan Cheng2007-09-113-20/+37
* Fold the adjust_trampoline intrinsic intoDuncan Sands2007-09-112-15/+0
* 80 col.Evan Cheng2007-09-101-4/+6
* Add some notes about better flag handling.Chris Lattner2007-09-101-0/+45
* Add lengthof and endof templates that hide a lot of sizeof computations.Owen Anderson2007-09-071-1/+2
* Enhance APFloat to retain bits of NaNs (fixes oggenc).Dale Johannesen2007-08-311-2/+2
* Instruction formats added used to generate multiply instructions of V5TE.Raul Herbster2007-08-301-39/+52
* Unused relocation type reloc_arm_absolute removed.Raul Herbster2007-08-301-2/+0
* Comments added. It now generates V5TE multiply instructions. However, it is s...Raul Herbster2007-08-301-58/+175
* ARM instruction table was modified by adding information to generate multiply...Raul Herbster2007-08-301-42/+57
* JITInfo now resolves function addrs and also relocations. It always emits a s...Raul Herbster2007-08-301-30/+43
* Add a variant of foldMemoryOperand to fold any load / store, not just load / ...Evan Cheng2007-08-301-0/+5
* Initial JIT support for ARM by Raul Fernandes Herbster.Evan Cheng2007-08-079-275/+889
* More explicit keywords.Dan Gohman2007-08-021-1/+1
* Indexed loads each has 2 outputs.Evan Cheng2007-08-011-10/+10
* More explicit keywords.Dan Gohman2007-07-301-1/+1
* Support for trampolines, except for X86 codegen which isDuncan Sands2007-07-272-1/+16
* Don't ignore the return value of AsmPrinter::doInitialization andDan Gohman2007-07-251-4/+3
* No more noResults.Evan Cheng2007-07-212-5/+5
* Added -print-emitted-asm to print out JIT generated asm to cerr.Evan Cheng2007-07-202-4/+8
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-195-370/+401
* Only adjust esp around calls in presence of alloca.Evan Cheng2007-07-191-1/+1
* no email addrs in file headersChris Lattner2007-07-174-12/+8
* Long live the exception handling!Anton Korobeynikov2007-07-142-4/+6
* ARM: make branch folder remove unconditional branchesDale Johannesen2007-07-122-7/+15
* Fix hang compiling TimberWolf (allow for islandsDale Johannesen2007-07-111-6/+7
* Didn't mean the last commit. Revert.Evan Cheng2007-07-101-8/+6
* Update.Evan Cheng2007-07-102-15/+18
* Remove clobbersPred. Add an OptionalDefOperand to instructions which have the...Evan Cheng2007-07-108-137/+154
* The various "getModuleMatchQuality" implementations should returnChris Lattner2007-07-091-0/+5
* No need for ccop anymore.Evan Cheng2007-07-063-23/+17
* Incorrect check.Evan Cheng2007-07-061-4/+2
* Do away with ImmutablePredicateOperand.Evan Cheng2007-07-061-1/+1
* Print the s bit if the instruction is toggled to its CPSR setting form.Evan Cheng2007-07-061-0/+9
* PredicateDefOperand -> OptionalDefOperand.Evan Cheng2007-07-061-3/+3
* Initial ARM JIT support by Raul Fernandes Herbster.Evan Cheng2007-07-057-2/+366
* Unbreak the build.Evan Cheng2007-07-051-1/+1
* Here is the bulk of the sanitizing.Gabor Greif2007-07-051-1/+1
* Reflects the chanegs made to PredicateOperand.Evan Cheng2007-07-054-56/+93
* Added ARM::CPSR to represent ARM CPSR status register.Evan Cheng2007-07-051-0/+6
* Unfortunately we now require C++ code to isel Bcc, conditional moves, etc.Evan Cheng2007-07-051-23/+171
* Each ARM use predicate operand is now made up of two components. The new comp...Evan Cheng2007-07-053-69/+128
* Added ARM::CPSR to represent ARM CPSR status register.Evan Cheng2007-07-051-49/+59
* Convert .cvsignore filesJohn Criswell2007-06-291-1/+0
* Silence a warning.Evan Cheng2007-06-261-1/+2
* Revert the earlier change that removed the M_REMATERIALIZABLE machineDan Gohman2007-06-264-15/+5
* Fix the build.Owen Anderson2007-06-221-1/+1
* Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits fromDan Gohman2007-06-222-8/+9
* Quote complex names for Darwin X86 and ARM.Dale Johannesen2007-06-221-1/+7
* Be more conservative of duplicating blocks.Evan Cheng2007-06-191-1/+1
generated by cgit v1.1 at 2024-10-28 04:28:17 +0000