aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
* (sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng2012-06-233-7/+21
* ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach2012-06-222-2/+13
* Use "NoItineraries" for processors with no itineraries.Andrew Trick2012-06-222-3/+1
* ARM scheduling fix: don't guess at implicit operand latency.Andrew Trick2012-06-221-5/+9
* ARM scheduling fix: compute predicated implicit use properly.Andrew Trick2012-06-221-3/+1
* Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames2012-06-221-1/+2
* Add a missing llvm.fma -> VFNMS pattern to the ARM backend.Lang Hames2012-06-211-0/+8
* Add DAG-combines for aggressive FMA formation.Lang Hames2012-06-191-1/+1
* Have ARM ELF use correct reloc for "b" instr.Jan Wen Voung2012-06-191-5/+3
* Move the support for using .init_array from ARM to the genericRafael Espindola2012-06-192-45/+2
* ARM: use NOEN loads and stores if possible when handling struct byval.Manman Ren2012-06-181-8/+42
* ARM: Define generic HINT instruction.Jim Grosbach2012-06-184-50/+46
* This change handles a another case for generating the bic instruction Joel Jones2012-06-181-0/+31
* Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby2012-06-152-21/+31
* ARM: optimization for sub+abs.Manman Ren2012-06-151-11/+6
* Preserve <undef> flags in ARMExpandPseudo.Jakob Stoklund Olesen2012-06-151-5/+6
* Replace assertion failure for badly formatted CPS instrution with error message.Richard Barton2012-06-141-1/+2
* Cleanup whitespace.Jush Lu2012-06-141-13/+12
* [arm-fast-isel] Add support for -arm-long-calls.Chad Rosier2012-06-121-41/+57
* Re-enable the CMN instruction.Bill Wendling2012-06-115-69/+144
* Continue factoring computeOperandLatency. Use it for ARM hasHighOperandLatency.Andrew Trick2012-06-071-1/+2
* ARM getOperandLatency rewrite.Andrew Trick2012-06-071-85/+112
* ARM getOperandLatency should return -1 for unknown, consistent with APIAndrew Trick2012-06-071-1/+4
* Fix ARM getInstrLatency logic to work with the current API.Andrew Trick2012-06-071-13/+19
* Remove unused private fields found by clang's new -Wunused-private-field.Benjamin Kramer2012-06-061-2/+0
* Correct decoder for T1 conditional B encodingRichard Barton2012-06-061-2/+2
* misched: API for minimum vs. expected latency.Andrew Trick2012-06-052-10/+14
* ARM itinerary properties.Andrew Trick2012-06-053-22/+10
* misched: Added MultiIssueItineraries.Andrew Trick2012-06-051-3/+4
* Revert commit r157966Joel Jones2012-06-051-24/+0
* This change handles a another case for generating the bic instruction Joel Jones2012-06-041-0/+24
* Fix typos found by http://github.com/lyda/misspell-checkBenjamin Kramer2012-06-023-7/+7
* Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen2012-06-011-4/+2
* [arm-fast-isel] Fix handling of the frameaddress intrinsic. If depth is 0Chad Rosier2012-06-011-1/+1
* ARM: properly handle alignment for struct byval.Manman Ren2012-06-013-250/+275
* ARM: support struct byval in llvmManman Ren2012-06-013-15/+279
* Avoid depending on list orders and register numbering.Jakob Stoklund Olesen2012-05-301-6/+9
* [arm-fast-isel] Add support for the llvm.frameaddress() intrinsic.Chad Rosier2012-05-301-0/+36
* Change interface for TargetLowering::LowerCallTo and TargetLowering::LowerCallJustin Holewinski2012-05-253-19/+21
* Make some opcode tables static and const. Allows code to avoid making copies ...Craig Topper2012-05-241-173/+219
* Mark a static array as const.Craig Topper2012-05-241-1/+1
* Mark a static table as const. Shrink opcode size in static tables to uint16_t...Craig Topper2012-05-241-14/+9
* [arm-fast-isel] Add support for non-global callee.Chad Rosier2012-05-231-7/+17
* ARMDisassembler.cpp: Fix utf8 char in comments.NAKAMURA Takumi2012-05-221-3/+3
* ARM: .end_data_region mismatch in Thumb2.Jim Grosbach2012-05-211-2/+5
* Thumb2: RSB source register should be rGRP not GPRnopc.Jim Grosbach2012-05-211-4/+4
* Use the right register class for LDRrs.Jakob Stoklund Olesen2012-05-201-1/+1
* Transfer memory operands to the right instruction.Jakob Stoklund Olesen2012-05-201-1/+1
* Refactor data-in-code annotations.Jim Grosbach2012-05-183-22/+40
* Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missingKevin Enderby2012-05-173-11/+54