aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
Commit message (Expand)AuthorAgeFilesLines
...
| * ARM: don't expand atomicrmw inline on Cortex-M0Tim Northover2013-10-252-9/+13
| * ARM: Tweak usage of '*vfp' compiler_rt functions.Jim Grosbach2013-10-241-1/+2
| * Remove class abstraction from ARM struct byval loweringDavid Peixotto2013-10-241-553/+262
| * ARM: Mark double-precision instructions as suchTim Northover2013-10-243-45/+66
| * ARM: add a couple more NEON predicates.Tim Northover2013-10-241-4/+4
| * ARM: mark various aliases with their architecture requirements.Tim Northover2013-10-242-8/+12
| * ARM: Use non-VFP softcalls on embedded Darwinish targetsTim Northover2013-10-241-1/+1
| * ARM: fix assert on unpredictable POP instruction.Tim Northover2013-10-241-3/+2
| * Make ARM hint ranges consistent, and add tests for these rangesArtyom Skrobov2013-10-234-6/+26
| * ARM: provide diagnostics on more writeback LDM/STM instructionsTim Northover2013-10-222-17/+41
| * ARM: Thumb2 copy for GPRPair needs to use thumb instructions.Jim Grosbach2013-10-221-1/+1
| * ARM: Clean up copyPhysReg() a bit.Jim Grosbach2013-10-221-27/+47
| * Pure refactoring change.Richard Barton2013-10-181-73/+86
| * Add hint disassembly syntax for 16-bit Thumb hint instructions.Richard Barton2013-10-184-25/+23
| * Add hardware division as a default feature on Cortex-A15. Also add test cases...Silviu Baranga2013-10-182-2/+3
| * 17309 ARM backend incorrectly lowers COPY_STRUCT_BYVAL_I32 for thumb1 targetsDavid Peixotto2013-10-171-7/+108
| * Refactor lowering for COPY_STRUCT_BYVAL_I32David Peixotto2013-10-171-170/+460
| * Add a MCAsmInfoELF class and factor some code into it.Rafael Espindola2013-10-162-3/+2
| * Struct byval: fix a copy-paste error for thumb2.Manman Ren2013-10-151-1/+1
| * Add Cortex-A57 supportBernard Ogden2013-10-142-1/+10
| * Add subtarget feature support for Cortex-A53Bernard Ogden2013-10-143-4/+18
| * [ARM] Fix FP ABI attributes with no VFP enabled.Amara Emerson2013-10-111-14/+12
| * ARM: Put isV8EligibleForIT into the llvm namespace. While there make it inline.Benjamin Kramer2013-10-101-2/+4
| * ARM: correct liveness flags during ARMLoadStoreOptTim Northover2013-10-101-0/+77
| * Flip the ownership of MCStreamer and MCTargetStreamer.Benjamin Kramer2013-10-091-1/+1
| * Add a MCTargetStreamer interface.Rafael Espindola2013-10-085-58/+186
| * Struct byval: use the correct alignment for loads generated to loadManman Ren2013-10-071-1/+2
| * [ARM] Improve build attributes emission.Amara Emerson2013-10-076-56/+91
| * Remove getEHExceptionRegister and getEHHandlerRegister.Rafael Espindola2013-10-072-12/+0
| * ARM: allow cortex-m0 to use hint instructionsTim Northover2013-10-075-9/+22
| * Remove some really nasty uses of hasRawTextSupport.Rafael Espindola2013-10-055-47/+8
| * ARM: optimizeSelect has to consider the previous register classMatthias Braun2013-10-041-4/+9
| * ARM: do not add a regmask for TAILJUMPsMatthias Braun2013-10-041-16/+18
| * ARM: preserve undef flag in pseudo instruction expandersMatthias Braun2013-10-041-19/+14
| * [ARM] Warn on deprecated IT blocks in v8 AArch32 assembly.Amara Emerson2013-10-037-78/+126
| * ARM: support interrupt attributeTim Northover2013-10-018-21/+148
| * [ARM] Remove an unused function from the disassembler.Joey Gouly2013-10-011-11/+0
| * [ARM] Introduce the 'sevl' instruction in ARMv8.Joey Gouly2013-10-015-29/+22
| * [ARM] Clean up ARMAsmParser::validateInstruction().Tilmann Scheller2013-09-301-38/+36
| * [ARM] Assembler: ARM LDRD with writeback requires the base register to be dif...Tilmann Scheller2013-09-301-4/+19
| * Swift model: Fix uop description on some writesArnold Schwaighofer2013-09-301-2/+11
| * IfConverter: Use TargetSchedule for instruction latenciesArnold Schwaighofer2013-09-302-0/+20
| * Even more spelling fixes for "instruction".Robert Wilhelm2013-09-282-2/+2
| * ARM: Teach assembler to enforce constraints for ARM LDRD destination register...Tilmann Scheller2013-09-271-1/+10
| * Fix comment.Tilmann Scheller2013-09-271-1/+1
| * ARM: Teach assembler to enforce constraint for Thumb2 LDRD (literal/immediate...Tilmann Scheller2013-09-271-0/+11
| * Fix PR 17372: Emitting PLD for stack address for ARM Thumb2Weiming Zhao2013-09-261-0/+7
| * [ARM] Use the load-acquire/store-release instructions optimally in AArch32.Amara Emerson2013-09-266-305/+495
| * Fix PR 17368: disable vector mul distribution for square of add/sub for ARMWeiming Zhao2013-09-251-0/+10
| * CriticalAntiDepBreaker is no longer needed for armv7 scheduling.Andrew Trick2013-09-251-3/+1
generated by cgit v1.1 at 2025-11-07 10:07:43 +0000