aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Alpha/AlphaInstrFormats.td
Commit message (Expand)AuthorAgeFilesLines
* Remove isTwoAddress from Alpha.Eric Christopher2010-06-211-2/+2
* use ins/outs.Chris Lattner2010-03-181-10/+10
* Rename isSimpleLoad to canFoldAsLoad, to better reflect its meaning.Dan Gohman2008-12-031-1/+1
* llvm.memory.barrier, and impl for x86 and alphaAndrew Lenharth2008-02-161-0/+8
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-1/+1
* Change the 'isStore' inferrer to look for 'SDNPMayStore' Chris Lattner2008-01-061-2/+1
* Remove attribution from file headers, per discussion on llvmdev.Chris Lattner2007-12-291-2/+2
* No more noResults.Evan Cheng2007-07-211-1/+1
* Change instruction description to split OperandList into OutOperandList andEvan Cheng2007-07-191-13/+25
* Use this nifty Constraints thing and fix the inverted conditional movesAndrew Lenharth2007-04-171-7/+11
* Add all that branch mangling niftinessAndrew Lenharth2006-10-311-19/+9
* Let the alpha breakage begin. First Formals and RET. next CallsAndrew Lenharth2006-06-121-0/+14
* Alpha Scheduling classesAndrew Lenharth2006-03-091-33/+44
* Add immediate forms of cmov and remove some cruftAndrew Lenharth2006-02-011-3/+5
* minor renamingAndrew Lenharth2006-01-261-1/+1
* allow R28 to be used for frame calculations without entirely removing it from...Andrew Lenharth2006-01-261-18/+1
* stack and rpccAndrew Lenharth2006-01-161-3/+2
* Move brcond over and fix some imm patterns. This may be the last change befo...Andrew Lenharth2006-01-011-2/+15
* add br pattern, unify JSR and BSR ISel instrs, and add BSR support for DAGAndrew Lenharth2005-12-251-3/+6
* Unify the patterns for loads and stores. Now offset addressing should beAndrew Lenharth2005-12-241-22/+3
* move loads and stores over. Smart addr selection commingAndrew Lenharth2005-12-241-0/+12
* OK, this does wonders for broken stuffAndrew Lenharth2005-12-061-0/+1
* added instructions with inverted immediatesAndrew Lenharth2005-12-061-17/+1
* These never trigger, but whateverAndrew Lenharth2005-12-051-0/+18
* All sorts of stuff.Andrew Lenharth2005-11-301-0/+10
* massive DAGISel patch. lots and lots more stuff compiles nowAndrew Lenharth2005-11-221-1/+3
* continued readcyclecounter supportAndrew Lenharth2005-11-111-0/+9
* whatever. Intermediate patch to see what breaks. Seems ok.Andrew Lenharth2005-11-091-21/+11
* Simplify instinfo, set random bits on more fp insts, and fix 1 opcodeAndrew Lenharth2005-10-261-2/+3
* Well, the Constant matching pattern works. Can't say much about calls or glo...Andrew Lenharth2005-10-221-1/+9
* Inst cleanup. As a bonus, operands are in the correct order for cmovs. Expe...Andrew Lenharth2005-10-201-9/+11
* added a few 1 operand form stuff. Seems to break regalloc on alpha. sighAndrew Lenharth2005-10-201-0/+16
* ret 0; works, not much elseAndrew Lenharth2005-10-201-6/+10
* support bsr, and more .td simplificationAndrew Lenharth2005-07-281-1/+15
* simpilfy instruction encoding (and make the lines way shorter, aka Misha happ...Andrew Lenharth2005-07-221-6/+76
* Make the rest of file header comments consistent in format and styleMisha Brukman2005-02-051-1/+1
* initial fp supportAndrew Lenharth2005-01-261-2/+2
* Clean ups, and taught the instruction selector about immediate formsAndrew Lenharth2005-01-241-3/+2
* Let me introduce you to the early stages of the llvm backend for the alpha pr...Andrew Lenharth2005-01-221-0/+109